

# 1.1nV/ $\sqrt{\text{Hz}}$ 噪声、低功耗、精准 运算放大器

查询样品: [OPA211-EP](#)

## 特性

- 低电压噪声: **1kHz** 时为 **1.1nV/ $\sqrt{\text{Hz}}$**
- 输入电压噪声:  
**80nV<sub>PP</sub>** (**0.1Hz** 至 **10Hz**)
- 总谐波失真 (THD)+N: **-136dB** (**G=1, f=1kHz**)
- 偏移电压: **180 $\mu\text{V}$**  (最大值)
- 偏移电压漂移: **0.35 $\mu\text{V}/^\circ\text{C}$**  (典型值)
- 低电源电流: 每通道 **3.6mA** (典型值)
- 单位增益稳定
- 增益带宽产品:  
**80MHz** (**G=100**)  
**45MHz** (**G=1**)
- 转换率: **27V/ $\mu\text{s}$**
- **16** 位稳定时间: **700ns**
- 宽电源范围:  
 **$\pm 2.25\text{V}$  至  $\pm 18\text{V}$** , 或者 **+4.5V 至 +36V**
- 轨至轨输出
- 输出电流: **30 mA**

## 应用范围

- 锁相环路 (PLL) 环路滤波器
- 低噪声、低功耗信号处理
- **16** 位模数转换器 (ADC) 驱动器
- 数模转换器 (DAC) 输出放大器
- 有源滤波器
- 低噪声仪器放大器
- 超声波放大器
- 专业音频前置放大器
- 低噪声频率合成器
- 红外检测器放大器
- 水听器放大器
- 地音听器放大器
- 医疗应用

## 支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 军用温度范围 (**-55 $^\circ\text{C}$ /125 $^\circ\text{C}$** ) 内可用 <sup>(1)</sup>
- 延长的产品使用寿命周期
- 延长产品的变更通知
- 产品追溯性

(1) 可提供额外温度范围-请与厂家联系

## 说明

OPA211 系列精准运算放大器用一个只有 **3.6mA** 的电源电流实现极低 **1.1nV/ $\sqrt{\text{Hz}}$**  噪声密度。这个系列产品还提供轨到轨输出摆幅, 这大大增加了动态范围。

OPA211 系列产品极低的电压和低电流噪声、高速度、和宽输出摆幅使得这些器件成为 PLL 应用中环路滤波放大器的出色选择。

在精准数据采集应用中, OPA211 运算放大器系列产品在整个 **10V** 输出摆幅内实现 **16** 位精度所需的稳定时间为 **700ns**。这个交流性能, 与温度范围内只有 **125 $\mu\text{V}$**  的偏移和 **0.35 $\mu\text{V}/^\circ\text{C}$**  的漂移组合在一起, 使得 OPA211 成为驱动高精度 **16** 位模数转换器 (ADC) 或者缓冲高分辨率数模转换器 (DAC) 输出的理想选择。

OPA211 可在  **$\pm 2.25\text{V}$  至  $\pm 18\text{V}$**  的宽双电源范围, 或者 **+4.5V 至 +36V** 的单电源范围内运行。

OPA211 采用小型微型小外形尺寸 (MSOP)-8 封装。这个运算放大器的额定温度范围 **T<sub>A</sub>=-55 $^\circ\text{C}$  至 +125 $^\circ\text{C}$** 。




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

UNLESS OTHERWISE NOTED this document contains  
PRODUCTION DATA information current as of publication date.  
Products conform to specifications per the terms of Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.

版权 © 2012, Texas Instruments Incorporated  
English Data Sheet: **SBOS638**




## PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE	ORDERABLE PART NUMBER	PACKAGE MARKING	VID NUMBER
-55°C to 125°C	MSOP-8 - DGK	OPA211MDGKTEP	OBCM	V62/12619-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at [www.ti.com](http://www.ti.com).

## PIN CONFIGURATIONS



- (1) NC denotes no internal connection.
- (2) Shutdown function:
- Device enabled:  $(V-) \leq V_{\text{SHUTDOWN}} \leq (V+) - 3V$
  - Device disabled:  $V_{\text{SHUTDOWN}} \geq (V+) - 0.35V$



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		VALUE	UNIT
Supply Voltage	$V_S = (V+) - (V-)$	40	V
Input Voltage		$(V-) - 0.5$ to $(V+) + 0.5$	V
Input Current (Any pin except power-supply pins)		$\pm 10$	mA
Output Short-Circuit <sup>(2)</sup>		Continuous	
Operating Temperature	$(T_A)$	$-55$ to $+125$	$^{\circ}\text{C}$
Storage Temperature	$(T_A)$	$-65$ to $+150$	$^{\circ}\text{C}$
Junction Temperature	$(T_J)$	200	$^{\circ}\text{C}$
ESD Ratings	Human Body Model (HBM)	3000	V
	Charged Device Model (CDM)	1000	V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Short-circuit to  $V_S/2$  (ground in symmetrical dual supply setups), one amplifier per package.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		OPA211	UNITS
		DGK	
		8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	184.9	$^{\circ}\text{C}/\text{W}$
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	71.2	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	104.9	
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	11.5	
$\Psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	103.4	
$\theta_{JCbott}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	N/A	

- (1) 有关传统和全新热量的更多信息，请参阅 *IC 封装热量量 应用报告* (文献号：SPRA953)。
- (2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的规定，在一个 JEDEC 标准高 K 电路板上进行仿真，从而获得自然对流条件下的结至环境热阻抗。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳（顶部）的热阻。不存在特定的 JEDEC 标准测试，但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明，通过在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结至电路板的热阻。
- (5) 结至顶部的特征参数，( $\Psi_{JT}$ )，估算真实系统中器件的结温，并使用 JESD51-2a (第 6 章和第 7 章) 中描述的程序从仿真数据中提取出该参数以便获得  $\theta_{JA}$ 。
- (6) 结至电路板的特征参数，( $\Psi_{JB}$ )，估算真实系统中器件的结温，并使用 JESD51-2a (第 6 章和第 7 章) 中描述的程序从仿真数据中提取出该参数以便获得  $\theta_{JA}$ 。
- (7) 通过在外露（电源）焊盘上进行冷板测试仿真来获得结至芯片外壳（底部）热阻。不存在特定的 JEDEC 标准测试，但可在 ANSI SEMI 标准 G30-88 中找到了内容接近的说明。

**ELECTRICAL CHARACTERISTICS:  $V_S = \pm 2.25V$  to  $\pm 18V$** **BOLDFACE** limits apply over the specified temperature range,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ .At  $T_A = +25^\circ\text{C}$ ,  $R_L = 10\text{k}\Omega$  connected to midsupply,  $V_{CM} = V_{OUT} = \text{midsupply}$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFFSET VOLTAGE</b>					
Input Offset Voltage $V_{OS}$	$V_S = \pm 15V$		$\pm 20$	$\pm 100$	$\mu\text{V}$
Over Temperature				<b><math>\pm 180</math></b>	$\mu\text{V}$
Drift $dV_{OS}/dT$			<b>0.35</b>		$\mu\text{V}/^\circ\text{C}$
vs Power Supply PSRR	$V_S = \pm 2.25V$ to $\pm 18V$		0.1	0.5	$\mu\text{V}/V$
Over Temperature				<b>3</b>	$\mu\text{V}/V$
<b>INPUT BIAS CURRENT</b>					
Input Bias Current $I_B$	$V_{CM} = 0V$		<b><math>\pm 50</math></b>	<b><math>\pm 200</math></b>	nA
Offset Current $I_{OS}$	$V_{CM} = 0V$		<b><math>\pm 20</math></b>	<b><math>\pm 150</math></b>	nA
<b>NOISE</b>					
Input Voltage Noise $e_n$	$f = 0.1\text{Hz}$ to $10\text{Hz}$		80		$\text{nV}_{PP}$
Input Voltage Noise Density	$f = 10\text{Hz}$		2		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 100\text{Hz}$		1.4		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 1\text{kHz}$		1.1		$\text{nV}/\sqrt{\text{Hz}}$
Input Current Noise Density $I_n$	$f = 10\text{Hz}$		3.2		$\text{pA}/\sqrt{\text{Hz}}$
	$f = 1\text{kHz}$		1.7		$\text{pA}/\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b>					
Common-Mode Voltage Range $V_{CM}$	$V_S \geq \pm 5V$	$(V-) + 1.8$		$(V+) - 1.4$	V
	$V_S < \pm 5V$	$(V-) + 2$		$(V+) - 1.4$	V
Common-Mode Rejection Ratio <b>CMRR</b>	$V_S \geq \pm 5V, (V-) + 2V \leq V_{CM} \leq (V+) - 2V$	<b>114</b>	<b>120</b>		<b>dB</b>
	$V_S < \pm 5V, (V-) + 2V \leq V_{CM} \leq (V+) - 2V$	<b>108</b>	<b>120</b>		<b>dB</b>
<b>INPUT IMPEDANCE</b>					
Differential			$20\text{k} \parallel 8$		$\Omega \parallel \text{pF}$
Common-Mode			$10^9 \parallel 2$		$\Omega \parallel \text{pF}$
<b>OPEN-LOOP GAIN</b>					
Open-Loop Voltage Gain $A_{OL}$	$(V-) + 0.2V \leq V_O \leq (V+) - 0.2V$ , $R_L = 10\text{k}\Omega$	<b>114</b>	<b>130</b>		<b>dB</b>
	$(V-) + 0.6V \leq V_O \leq (V+) - 0.6V$ , $R_L = 600\Omega$	110	114		dB
Over Temperature $A_{OL}$	$(V-) + 0.6V \leq V_O \leq (V+) - 0.6V$ , $I_O \leq 15\text{mA}$	<b>110</b>			<b>dB</b>
	$(V-) + 0.6V \leq V_O \leq (V+) - 0.6V$ , $15\text{mA} < I_O \leq 30\text{mA}$	<b>103</b>			<b>dB</b>
<b>FREQUENCY RESPONSE</b>					
Gain-Bandwidth Product GBW	$G = 100$		80		MHz
	$G = 1$		45		MHz
Slew Rate SR			27		V/ $\mu\text{s}$
Settling Time, 0.01% $t_S$	$V_S = \pm 15V, G = -1, 10V \text{ Step}, C_L = 100\text{pF}$		400		ns
0.0015% (16-bit)	$V_S = \pm 15V, G = -1, 10V \text{ Step}, C_L = 100\text{pF}$		700		ns
Overload Recovery Time	$G = -10$		500		ns
Total Harmonic Distortion + Noise THD+N	$G = +1, f = 1\text{kHz}$ , $V_O = 3V_{RMS}, R_L = 600\Omega$		0.000015		%
			-136		dB


## ELECTRICAL CHARACTERISTICS: $V_S = \pm 2.25V$ to $\pm 18V$ (continued)

**BOLDFACE** limits apply over the specified temperature range,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

At  $T_A = +25^\circ\text{C}$ ,  $R_L = 10\text{k}\Omega$  connected to midsupply,  $V_{CM} = V_{OUT} = \text{midsupply}$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT</b>					
Voltage Output	$V_{OUT}$	$R_L = 10\text{k}\Omega$ , $A_{OL} \geq 114\text{dB}$ $R_L = 600\Omega$ , $A_{OL} \geq 110\text{dB}$ $I_O < 15\text{mA}$ , $A_{OL} \geq 110\text{dB}$			
		$(V-) + 0.2$		$(V+) - 0.2$	V
		$(V-) + 0.6$		$(V+) - 0.6$	V
		$(V-) + 0.6$		$(V+) - 0.6$	V
Short-Circuit Current	$I_{SC}$		+30/–45		mA
Capacitive Load Drive	$C_{LOAD}$	See <a href="#">Typical Characteristics</a>			pF
Open-Loop Output Impedance	$Z_O$		5		$\Omega$
<b>SHUTDOWN</b>					
Shutdown Pin Input Voltage <sup>(1)</sup>	Device disabled (shutdown) Device enabled	$(V+) - 0.35$			V
				$(V+) - 3$	V
Shutdown Pin Leakage Current			1		$\mu\text{A}$
Turn-On Time <sup>(2)</sup>			2		$\mu\text{s}$
Turn-Off Time <sup>(2)</sup>			3		$\mu\text{s}$
Shutdown Current	Shutdown (disabled)		1	20	$\mu\text{A}$
<b>POWER SUPPLY</b>					
Specified Voltage	$V_S$	$\pm 2.25$		$\pm 18$	V
Quiescent Current (per channel)	$I_Q$		3.6	4.5	mA
Over Temperature				6	mA
<b>TEMPERATURE RANGE</b>					
Operating Range	$T_A$	–55		+125	$^\circ\text{C}$
Thermal Resistance	$\theta_{JA}$		200		$^\circ\text{C/W}$

- (1) When disabled, the output assumes a high-impedance state.  
(2) See [Typical Characteristic](#) curves, [Figure 42](#) through [Figure 44](#).



- A. See datasheet for absolute maximum and minimum recommended operating conditions.  
B. Silicon operating life design goal is 10 years at  $105^\circ\text{C}$  junction temperature (does not include package interconnect life).

**Figure 1. OPA211-EP Wirebond Life Derating Chart**

## TYPICAL CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.





Figure 13.

## TYPICAL CHARACTERISTICS (continued)


At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

**OFFSET VOLTAGE PRODUCTION DISTRIBUTION**




**Figure 14.**

**OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION**




**Figure 15.**

**$I_B$  AND  $I_{OS}$  CURRENT  
vs  
TEMPERATURE**




**Figure 16.**

**OFFSET VOLTAGE vs COMMON-MODE VOLTAGE**




**Figure 17.**

**$V_{OS}$  WARMUP**



**Figure 18.**

**INPUT OFFSET CURRENT vs SUPPLY VOLTAGE**



**Figure 19.**



## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

**INPUT OFFSET CURRENT vs COMMON-MODE VOLTAGE**




Figure 20.

**INPUT BIAS CURRENT vs SUPPLY VOLTAGE**




Figure 21.

**INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE**




Figure 22.

**QUIESCENT CURRENT vs TEMPERATURE**




Figure 23.

**QUIESCENT CURRENT vs  
SUPPLY VOLTAGE**




Figure 24.

**NORMALIZED QUIESCENT CURRENT  
vs TIME**





Figure 25.

## TYPICAL CHARACTERISTICS (continued)


At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

**SHORT-CIRCUIT CURRENT  
vs TEMPERATURE**




**Figure 26.**

**SMALL-SIGNAL STEP RESPONSE  
(100mV)**




**Figure 27.**

**SMALL-SIGNAL STEP RESPONSE  
(100mV)**




**Figure 28.**

**SMALL-SIGNAL STEP RESPONSE  
(100mV)**




**Figure 29.**

**SMALL-SIGNAL STEP RESPONSE  
(100mV)**



**Figure 30.**

**SMALL-SIGNAL OVERSHOOT  
vs CAPACITIVE LOAD (100mV Output Step)**



**Figure 31.**

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

### LARGE-SIGNAL STEP RESPONSE




Figure 32.

### LARGE-SIGNAL STEP RESPONSE




Figure 33.

### LARGE-SIGNAL POSITIVE SETTLING TIME ( $10\text{V}_{PP}$ , $C_L = 100\text{pF}$ )




Figure 34.

### LARGE-SIGNAL POSITIVE SETTLING TIME ( $10\text{V}_{PP}$ , $C_L = 10\text{pF}$ )




Figure 35.

### LARGE-SIGNAL NEGATIVE SETTLING TIME ( $10\text{V}_{PP}$ , $C_L = 100\text{pF}$ )




Figure 36.

### LARGE-SIGNAL NEGATIVE SETTLING TIME ( $10\text{V}_{PP}$ , $C_L = 10\text{pF}$ )





Figure 37.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.


### NEGATIVE OVERLOAD RECOVERY



Time (0.5 $\mu\text{s}/\text{div}$ )

Figure 38.

### POSITIVE OVERLOAD RECOVERY



Time (0.5 $\mu\text{s}/\text{div}$ )

Figure 39.

### OUTPUT VOLTAGE vs OUTPUT CURRENT




Figure 40.

### NO PHASE REVERSAL




Figure 41.

### TURN-OFF TRANSIENT




Figure 42.

### TURN-ON TRANSIENT





Figure 43.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.



**Figure 44.**

## APPLICATION INFORMATION


The OPA211 is a unity-gain stable, precision op amp with very low noise. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1 $\mu$ F capacitors are adequate. [Figure 45](#) shows a simplified schematic of the OPA211. This die uses a SiGe bipolar process and contains 180 transistors.

### OPERATING VOLTAGE

OPA211 series op amps operate from  $\pm 2.25$ V to  $\pm 18$ V supplies while maintaining excellent performance. The OPA211 series can operate with as little as +4.5V between the supplies and with up to +36V between the supplies. However, some applications do not require equal positive and

negative output voltage swing. With the OPA211 series, power-supply voltages do not need to be equal. For example, the positive supply could be set to +25V with the negative supply at -5V or vice-versa.


The common-mode voltage must be maintained within the specified range. In addition, key parameters are assured over the specified temperature range,  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Parameters that vary significantly with operating voltage or temperature are shown in the [Typical Characteristics](#).



**Figure 45. OPA211 Simplified Schematic**

## INPUT PROTECTION


The input terminals of the OPA211 are protected from excessive differential voltage with back-to-back diodes, as shown in [Figure 46](#). In most circuit applications, the input protection circuitry has no consequence. However, in low-gain or  $G = 1$  circuits, fast ramping input signals can forward bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. This effect is illustrated in [Figure 33](#) of the Typical Characteristics. If the input signal is fast enough to create this forward bias condition, the input signal current must be limited to 10mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the signal input current. This input series resistor degrades the low-noise performance of the OPA211, and is discussed in the [Noise Performance](#) section of this data sheet. [Figure 46](#) shows an example implementing a current-limiting feedback resistor.



**Figure 46. Pulsed Operation**

## NOISE PERFORMANCE

[Figure 47](#) shows total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions). Two different op amps are shown with total circuit noise calculated. The OPA211 has very low voltage noise, making it ideal for low source impedances (less than 2kΩ). A similar precision op amp, the [OPA227](#), has somewhat higher voltage noise but lower current noise. It provides excellent noise performance at moderate source impedance (10kΩ to 100kΩ). Above 100kΩ, a FET-input op amp such as the [OPA132](#) (very low current noise) may provide improved performance. The equation in [Figure 47](#) is shown for the calculation of the total circuit noise. Note that  $e_n$  = voltage noise,  $i_n$  = current noise,  $R_S$  = source impedance,  $k$  = Boltzmann's constant =  $1.38 \times 10^{-23}$  J/K, and  $T$  is temperature in K.



**Figure 47. Noise Performance of the OPA211 and OPA227 in Unity-Gain Buffer Configuration**

## BASIC NOISE CALCULATIONS

Design of low-noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is plotted in [Figure 47](#). The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

[Figure 47](#) depicts total noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions). The operational amplifier itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible and voltage noise generally dominates. For high source impedance, current noise may dominate.

Figure 48 illustrates both inverting and noninverting op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the op amp reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

## TOTAL HARMONIC DISTORTION MEASUREMENTS

OPA211 series op amps have excellent distortion characteristics. THD + Noise is below 0.0002% ( $G = +1$ ,  $V_{OUT} = 3V_{RMS}$ ) throughout the audio frequency range, 20Hz to 20kHz, with a 600Ω load.

The distortion produced by OPA211 series op amps is below the measurement limit of many commercially available distortion analyzers. However, a special test circuit illustrated in Figure 49 can be used to extend the measurement capabilities.

Op amp distortion can be considered an internal error source that can be referred to the input. Figure 49 shows a circuit that causes the op amp distortion to be 101 times greater than that normally produced by the op amp. The addition of  $R_3$  to the otherwise standard noninverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by a factor of

101, thus extending the resolution by 101. Note that the input signal and load applied to the op amp are the same as with conventional feedback without  $R_3$ . The value of  $R_3$  should be kept small to minimize its effect on the distortion measurements.


Validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with an Audio Precision System Two distortion/noise analyzer, which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.

## SHUTDOWN

The shutdown (enable) function of the OPA211 is referenced to the positive supply voltage of the operational amplifier. A valid high disables the op amp. A valid high is defined as  $(V+) - 0.35V$  of the positive supply applied to the shutdown pin. A valid low is defined as  $(V+) - 3V$  below the positive supply pin. For example, with  $V_{CC}$  at  $\pm 15V$ , the device is enabled at or below 12V. The device is disabled at or above 14.65V. If dual or split power supplies are used, care should be taken to ensure the valid high or valid low input signals are properly referred to the positive supply voltage. This pin must be connected to a valid high or low voltage or driven, and not left open-circuit. The enable and disable times are provided in the Typical Characteristics section (see Figure 42 through Figure 44). When disabled, the output assumes a high-impedance state.



## Noise in Noninverting Gain Configuration



Noise at the output:


$$E_O^2 = \left(1 + \frac{R_2}{R_1}\right)^2 e_n^2 + e_1^2 + e_2^2 + (i_n R_2)^2 + e_S^2 + (i_n R_S)^2 \left(1 + \frac{R_2}{R_1}\right)^2$$

Where  $e_S = \sqrt{4kTR_S} \times \left(1 + \frac{R_2}{R_1}\right)$  = thermal noise of  $R_S$

$$e_1 = \sqrt{4kTR_1} \times \left(\frac{R_2}{R_1}\right) = \text{thermal noise of } R_1$$

$$e_2 = \sqrt{4kTR_2} = \text{thermal noise of } R_2$$

## Noise in Inverting Gain Configuration



Noise at the output:

$$E_O^2 = \left(1 + \frac{R_2}{R_1 + R_S}\right)^2 e_n^2 + e_1^2 + e_2^2 + (i_n R_2)^2 + e_S^2$$


Where  $e_S = \sqrt{4kTR_S} \times \left(\frac{R_2}{R_1 + R_S}\right)$  = thermal noise of  $R_S$

$$e_1 = \sqrt{4kTR_1} \times \left(\frac{R_2}{R_1 + R_S}\right) = \text{thermal noise of } R_1$$

$$e_2 = \sqrt{4kTR_2} = \text{thermal noise of } R_2$$

For the OPA211 series op amps at 1kHz,  $e_n = 1.1\text{nV}/\sqrt{\text{Hz}}$  and  $i_n = 1.7\text{pA}/\sqrt{\text{Hz}}$ .

**Figure 48. Noise Calculation in Gain Configurations**



(1) For measurement bandwidth, see [Figure 4](#), [Figure 5](#), and [Figure 6](#).

**Figure 49. Distortion Test Circuit**

## ELECTRICAL OVERSTRESS


Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. Figure 50 illustrates the ESD circuits contained in the OPA211 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA211 but below the device breakdown voltage level. Once this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit such as that illustrated in Figure 50, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.



(1)  $V_{IN} = +V_S + 500\text{mV}$ .

**Figure 50. Equivalent Internal ESD Circuitry and Its Relation to a Typical Circuit Application**

Figure 50 depicts a specific example where the input voltage,  $V_{IN}$ , exceeds the positive supply voltage ( $+V_S$ ) by 500mV or more. Much of what happens in the circuit depends on the supply characteristics. If  $+V_S$  can sink the current, one of the upper input steering diodes conducts and directs current to  $+V_S$ . Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the datasheet specifications recommend that applications limit the input current to 10mA.

If the supply is not capable of sinking the current,  $V_{IN}$  may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings. In extreme but rare cases, the absorption device triggers on while  $+V_S$  and  $-V_S$  are applied. If this event happens, a direct current path is established between the  $+V_S$  and  $-V_S$  supplies. The power dissipation of the absorption device is quickly exceeded, and the extreme internal heating destroys the operational amplifier.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies  $+V_S$  and/or  $-V_S$  are at 0V. Again, it depends on the supply characteristic while at 0V, or at a level below the input signal amplitude. If

the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

## THERMAL CONSIDERATIONS

The primary issue with all semiconductor devices is junction temperature ( $T_J$ ). The most obvious consideration is assuring that  $T_J$  never exceeds the absolute maximum rating specified for the device. However, addressing device thermal dissipation has benefits beyond protecting the device from damage. Even modest increases in junction temperature can decrease op amp performance, and temperature-related errors can accumulate. Understanding the power generated by the device within the specific application and assessing the thermal effects on the error tolerance lead to a better understanding of system performance and thermal dissipation needs.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA211MDGKTEP	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	OBCM
V62/12619-01XE	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	OBCM

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF OPA211-EP :


- Catalog : [OPA211](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**DGK0008A****PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT


DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

## EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司