

ZHCSA43 - AUGUST 2012 www.ti.com.cn

# 混合信号微控制器

#### 特性

- 低电源电压范围: 1.8V 至 3.6V
- 超低功耗
  - 激活模式: 220μA (在 1MHz 频率和 2.2V 电压 条件下)
  - 待机模式: 0.5μA
  - 关闭模式(RAM 保持): 0.1μA
- 5 种节能模式
- 可在不到 1µs 的时间里超快速地从待机模式唤醒
- 16 位精简指令集 (RISC) 架构, 62.5ns 指令周期时
- 基本时钟模块配置:
  - 高达 16MHz 的内部频率并具有 4 个精度为 **±1%** 的校准频率
  - 内部超低功耗低频振荡器
  - 32kHz 晶振 (1)
  - 外部数字时钟源
- 具有 2 个捕捉/比较寄存器的 16 位 Timer\_A
- 带内部基准、采样与保持以及自动扫描功能的 10 位 200ksps 模数 (A/D) 转换器
- 支持 SPI 和 I2C 的通用串行接口 (USI)
- (1) 晶体振荡器不能在超过 105℃ 的环境中运行

- 欠压检测器
- 串行板上编程、无需外部编程电压、由安全熔丝 (Security Fuse) 实现的可编程代码保护
- 具有两线制 (Spy-Bi-Wire) 接口的片上仿真逻辑电 路
- 系列成员:
  - 2kB+256B 闪存存储器
  - 128B RAM
- 采用 8 引脚塑料封装 (D)
- 要获得完整的模块说明,请参见《MSP430x2xx系 列产品用户指南》(SLAU144)

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 支持扩展温度范围 (-40°C/125°C) <sup>(2)</sup>
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性
- (2) 可定制工作温度范围

# 说明

MSP430G2230 是一款超低功耗微控制器。 这种架构与 5 种低功耗模式相组合, 专为在便携式测量应用中延长电 池使用寿命而优化。 该器件具有一个强大的 16 位 RISC CPU, 16 位寄存器和有助于获得最大编码效率的常数发 生器。 数字控制振荡器 (DCO) 可在不到 1us 的时间里完成从低功耗模式至运行模式的唤醒。

MSP430G2230 是一款超低功率混合信号微控制器,此微控制器装有一个内置的 16 位定时器和 4 个 I/O 引脚。除 此之外, MSP430G2230 还有使用同步协议 (SPI 或者 I2C) 的内置通信功能和一个 10 位 A/D 转换器。

# Table 1. Available Options(1)

_	PACKAGED	DEVICES <sup>(2)</sup>	TODE SIDE MADISING	VID NUMBED	
I <sub>A</sub>	PLASTIC	8-PIN (D)	TOPS-SIDE MARKING	VID NUMBER	
4000 t- 40500	MSP430G2230QDREP	Tape and reel, 2500	0000ED	V62/12620-01XE	
-40°C to 125°C	MSP430G2230QDEP	Tube, 75	G230EP	V62/12620-01XE-T	

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (1) web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

ZHCSA43 – AUGUST 2012 www.ti.com.cn

# TEXAS INSTRUMENTS

# **Device Pinout and Functional Block Diagram**

See Application Information for detailed I/O information.

#### 

Figure 1. Device Pinout




Figure 2. Functional Block Diagram



# Table 2. Terminal Functions<sup>(1)</sup>

TERMINAL			
NAME	NO.		DESCRIPTION
NAME	D	I/O	
P1.2/ TA0.1/ A2	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare Out1 output ADC10 analog input A2
P1.5/ TA0.0/ A5/ SCLK	3	I/O	General-purpose digital I/O pin Timer_A, compare Out0 output ADC10 analog input A5 USI: clock input in I2C mode; clock input/output in SPI mode
P1.6/ TA0.1/ A6/ SDO/ SCL	4	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1B input, compare: Out1 output ADC10 analog input A6 USI: Data output in SPI mode USI: I2C clock in I2C mode
P1.7/ A7/ SDI/ SDA	5	I/O	General-purpose digital I/O pin ADC10 analog input A7 USI: Data input in SPI mode USI: Data input in I2C mode
RST/ NMI/ SBWTDIO	6	I	Reset input Nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test
TEST/ SBWTCK	7	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.  Spy-Bi-Wire test clock input during programming and test
DVCC	1		Digital supply voltage
DVSS	8		Digital ground reference

<sup>(1)</sup> The GPIOs P1.0, P1.1, P1.3, P1.4, P2.6, and P2.7 are implemented but not available on the device pinout. To avoid floating inputs, these digital I/Os should be properly configured. The pullup or pulldown resistors of the unbounded P1.x GPIOs should be enabled, and the VLO should be selected as the ACLK source (see the MSP430x2xx Family User's Guide (SLAU144)).

ZHCSA43 – AUGUST 2012 www.ti.com.cn



#### SHORT-FORM DESCRIPTION

#### **CPU**

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.


The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

#### **Instruction Set**

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.



**Table 3. Instruction Word Formats** 

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	R4 + R5> R5
Single operands, destination only	CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0

# **Table 4. Address Mode Descriptions**

ADDRESS MODE	S <sup>(1)</sup>	D <sup>(1)</sup>	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	<b>✓</b>	✓	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	<b>✓</b>		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	<b>√</b>		MOV @Rn+,Rm	MOV @R10+,R11	$M(R10) \rightarrow R11$ $R10 + 2 \rightarrow R10$
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

(1) S = source, D = destination



# **Operating Modes**

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active
  - MCLK is disabled
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - ACLK and SMCLK remain active. MCLK is disabled
  - DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc-generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc-generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc-generator is disabled
  - Crystal oscillator is stopped

TEXAS INSTRUMENTS

ZHCSA43 – AUGUST 2012 www.ti.com.cn

# **Interrupt Vector Addresses**

The interrupt vectors and the power-up starting address are located in the address range of 0x0FFFF to 0x0FFC0. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0x0FFFE) contains 0x0FFFF (for example, flash is not programmed) the CPU goes into LPM4 immediately after power-up.

**Table 5. Interrupt Sources** 

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0xFFFE	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable, (non)-maskable, (non)-maskable	0xFFFC	30
			0xFFFA	29
			0xFFF8	28
Watchdog Timer+	WDTIFG	maskable	0xFFF4	26
Timer_A2	TACCR0 CCIFG <sup>(4)</sup>	maskable	0xFFF2	25
Timer_A2	TACCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0xFFF0	24
			0xFFEE	23
			0xFFEC	22
ADC10 (MSP430G2230 Only)	ADC10IFG <sup>(4)</sup>	maskable	0xFFEA	21
USI (MSP430G2230 Only)	USIIFG, USISTTIFG <sup>(2)(4)</sup>	maskable	0xFFE8	20
			0xFFE6	19
I/O Port P1(four flags)	P1IFG.2, P1IFG.5, P1IFG.6, and P1IFG.7 <sup>(2)(4)(5)</sup>	maskable	0xFFE4	18
			0xFFE2	17
			0xFFE0	16
See (6)			0xFFDE to 0xFFC0	15 to 0, lowest

<sup>(1)</sup> A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

<sup>(2)</sup> Multiple source flags

<sup>(3) (</sup>non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

<sup>(4)</sup> Interrupt flags are located in the module.

<sup>(5)</sup> All eight interrupt flags P1IFG.0 to P1IFG.7 are implemented while four are connected to pins.

<sup>(6)</sup> The interrupt vectors at addresses 0xFFDE to 0xFFC0 are not used in this device and can be used for regular program code if necessary.



# **Special Function Registers**

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

**Legend** rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is reset or set by PUC. rw-(0,1): Bit can be read and written. It is reset or set by POR.

SFR bit is not present in device.

#### Table 6. Interrupt Enable Register 1 and 2

Address	7	6	5	4	3	2	1	0	
00h			ACCVIE	NMIIE			OFIE	WDTIE	
			rw-0	rw-0			rw-0	rw-0	
WDTIE	Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.								
OFIE	Oscillator fault i	interrupt enable	e. Set to 0.						
NMIIE	(Non)maskable	interrupt enab	le						
ACCVIE	Flash access violation interrupt enable								
Address	7	6	5	4	3	2	1	0	

#### Table 7. Interrupt Flag Register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-∩	rw-(0)	rw-(1)	rw-1	rw-(0)

**WDTIFG** Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V<sub>CC</sub> power-on or a reset condition at the RST/NMI pin in reset mode.

**OFIFG** Flag set on oscillator fault. The XIN/XOUT pins are not available as device terminals.

**PORIFG** Power-On Reset interrupt flag. Set on V<sub>CC</sub> power-up.

**RSTIFG** External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V<sub>CC</sub> power-up.

NMIIFG Set by RST/NMI pin

01h

Address	7	6	5	4	3	2	1	0
03h								



# **Memory Organization**

**Table 8. Memory Organization** 

		MSP430G2230
Memory Main: interrupt vector Main: code memory	Size Flash Flash	2KB Flash 0xFFFF-0xFFC0 0xFFFF-0xF800
Information memory	Size Flash	256 Byte 0x10FF - 0x1000
RAM	Size	128 Byte 0x027F - 0x0200
Peripherals	16-bit 8-bit 8-bit SFR	0x01FF - 0x0100 0x00FF - 0x0010 0x000F - 0x0000

#### **Flash Memory**

The flash memory can be programmed by the Spy-Bi-Wire or JTAG port, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It
  can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is
  required.



#### **Peripherals**

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

#### **Oscillator and System Clock**

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally-controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF (VLOCLK) oscillator.
- · Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

#### NOTE

The LFXT1 oscillator is not available. LFXT1Sx bits of the BCSCTL3 register should be configured to use VLOCLK (see the MSP430x2xx Family User's Guide (SLAU144)).

Table 9. DCO Calibration Data (Provided From Factory in Flash Information Memory Segment A)

DCO FREQUENCY	CALIBRATION REGISTER	SIZE	ADDRESS
1 MHz	CALBC1_1MHZ	byte	010FFh
I IVITZ	CALDCO_1MHZ	byte	010FEh
0.1411-	CALBC1_8MHZ	byte	010FDh
8 MHz	CALDCO_8MHZ	byte	010FCh
40 MH=	CALBC1_12MHZ	byte	010FBh
12 MHz	CALDCO_12MHZ	byte	010FAh
16 MU-	CALBC1_16MHZ	byte	010F9h
16 MHz	CALDCO_16MHZ	byte	010F8h

#### **Brownout**

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

#### Digital I/O

There are four pins of one 8-bit I/O port implemented—port P1:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all the four bits of port P1.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

ZHCSA43 – AUGUST 2012 www.ti.com.cn



#### Watchdog Timer (WDT+)

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

#### Timer\_A2

Timer\_A2 is a 16-bit timer/counter with two capture/compare registers. Timer\_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 10. Timer\_A2 Signal Connections

INPUT PIN NUMBER	DEVICE INPUT	MODULE	MODULE	MODULE OUTPUT	OUTPUT PIN NUMBER	
D	SIGNAL	INPUT NAME	BLOCK	SIGNAL	D	
-	TACLK	TACLK	Timer	NA		
	ACLK	ACLK				
	SMCLK	SMCLK				
-	TACLK	INCLK				
-	TA0	CCI0A	CCR0	TA0		
	ACLK (internal)	CCI0B				
	V <sub>SS</sub>	GND				
	V <sub>CC</sub>	V <sub>CC</sub>				
2 - P1.2	TA1	CCI1A	CCR1	TA1	2 - P1.2	
4 - P1.6	TA1	CCI1B			4 - P1.6	
	V <sub>SS</sub>	GND				
	V <sub>CC</sub>	V <sub>CC</sub>				



#### USI

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

#### ADC<sub>10</sub>

The ADC10 module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC) for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

# **Peripheral File Map**

**Table 11. Peripherals With Word Access** 

ADC10	ADC control 0	ADC10CTL0	01B0h
	ADC10 control 1	ADC10CTL1	01B2h
	ADC memory	ADC10MEM	01B4h
Timer_A	Capture/compare register Capture/compare register Timer_A register Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR1 TACCR0 TAR TACCTL1 TACCTL0 TACTL TAIV	0174h 0172h 0170h 0164h 0162h 0160h 012Eh
Flash Memory	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h

#### **Table 12. Peripherals With Byte Access**

ADC10	Analog Enable	ADC10AE	04Ah
USI	USI control 0 USI control 1 USI clock control USI bit counter USI shift register	USICTL0 USICTL1 USICKCTL USICNT USISR	078h 079h 07Ah 07Bh 07Ch
Basic Clock System+	Basic clock system control 3 Basic clock system control 2 Basic clock system control 1 DCO clock frequency control	BCSCTL3 BCSCTL2 BCSCTL1 DCOCTL	053h 058h 057h 056h
Port P1	Port P1 resistor enable Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1REN P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	027h 026h 025h 024h 023h 022h 021h 020h
Special Function	SFR interrupt flag 2 SFR interrupt flag 1 SFR interrupt enable 2 SFR interrupt enable 1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h

TEXAS INSTRUMENTS

ZHCSA43 – AUGUST 2012 www.ti.com.cn

# Absolute Maximum Ratings(1)


	Voltage applied at V <sub>CC</sub> to V <sub>SS</sub>		-0.3 V to 4.1 V
	Voltage applied to any pin <sup>(2)</sup>		-0.3 V to V <sub>CC</sub> + 0.3 V
	Diode current at any device terminal		±2 mA
_	Character 4 and 2 and 3	Unprogrammed device	-55°C to 150°C
stg	Storage temperature <sup>(3)</sup>	Programmed device	-40°C to 150°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V<sub>SS</sub>. The JTAG fuse-blow voltage, V<sub>FB</sub>, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

# **Recommended Operating Conditions**


	-		MIN	NOM	MAX	UNIT
V	Supply voltage	During program execution	1.8		3.6	V
V <sub>CC</sub>	Supply voltage	During flash program/erase	2.2		3.6	V
$V_{SS}$	Supply voltage			0		V
T <sub>A</sub>	Operating free-air temperature		-40		125	°C
		V <sub>CC</sub> = 1.8 V, Duty cycle = 50% ± 10%	dc		6	
f <sub>SYSTEM</sub>	Processor frequency (maximum MCLK frequency) <sup>(1)(2)</sup>	V <sub>CC</sub> = 2.7 V, Duty cycle = 50% ± 10%	dc		12	MHz
		$V_{CC} \ge 3.3 \text{ V},$ Duty cycle = 50% ± 10%	dc		16	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V<sub>CC</sub> of 2.2 V.

Figure 3. Safe Operating Area



- A. See data sheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 110°C junction temperature (does not include package interconnect life).
- C. The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

Figure 4. Operating Life Derating Chart

#### THERMAL INFORMATION

		MSP430G2230	
	Junction-to-ambient thermal resistance (2)  Junction-to-case (top) thermal resistance (3)  Junction-to-board thermal resistance (4)  Junction-to-top characterization parameter (5)  Junction-to-board characterization parameter (6)  Junction-to-case (bottom) thermal resistance (7)	D	UNITS
		8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	101.2	
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance (3)	42.3	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	42.9	00/14/
ΨЈТ	Junction-to-top characterization parameter (5)	4.0	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(6)</sup>	42.2	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	N/A	

- (1) 有关传统和全新热度量的更多信息,请参阅 *IC 封装热度量* 应用报告 (文献号:SPRA953)。
- (2) 在 JESD51-2a 描述的环境中,按照 JESD51-7 的规定,在一个 JEDEC 标准高 K 电路板上进行仿真,从而获得自然对流条件下的结至环境热阻抗。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳(顶部)的热阻。 不存在特定的 JEDEC 标准测试,但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明,通过在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结至电路板的热阻。
- (5) 结至顶部的特征参数,(ψ<sub>JT</sub>),估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中描述的程序从仿真数据中提取出该 参数以便获得 θ<sub>.la</sub>。
- (6) 结至电路板的特征参数,(ψ<sub>JB</sub>),估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第7 章)中描述的程序从仿真数据中提取出该 参数以便获得 θ ...
- 参数以便获得  $\theta_{JA}$ 。

  (7) 通过在外露(电源)焊盘上进行冷板测试仿真来获得结至芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准测试,但可在 ANSI SEMI 标准 G30-88 中找到了内容接近的说明。

ZHCSA43 - AUGUST 2012 www.ti.com.cn



#### **Electrical Characteristics**


# Active Mode Supply Current Into V<sub>CC</sub> Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$		2.2 V		220		
I <sub>AM,1MHz</sub>	Active mode (AM) current (1 MHz)	f <sub>ACLK</sub> = 0 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V		300	390	μА

<sup>(1)</sup> All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

# Typical Characteristics – Active Mode Supply Current (Into V<sub>CC</sub>)







ZHCSA43 - AUGUST 2012 www.ti.com.cn

# Low-Power Mode Supply Currents (Into V<sub>cc</sub>) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

F	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN TYP	MAX	UNIT
I <sub>LPM0,1MHz</sub>	Low-power mode 0 (LPM0) current <sup>(2)</sup>	$\begin{split} &f_{\text{MCLK}} = 0 \text{ MHz}, \\ &f_{\text{SMCLK}} = f_{\text{DCO}} = 1 \text{ MHz}, \\ &f_{\text{ACLK}} = 32,768 \text{ Hz}, \\ &\text{BCSCTL1} = \text{CALBC1\_1MHZ}, \\ &\text{DCOCTL} = \text{CALDCO\_1MHZ}, \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \\ &\text{SCG1} = 0, \text{OSCOFF} = 0 \end{split}$	25°C	2.2 V	65		μΑ
		f <sub>MCLK</sub> = f <sub>SMCLK</sub> = 0 MHz, f <sub>DCO</sub> = 1	25°C		22	29	
I <sub>LPM2</sub>	Low-power mode 2 (LPM2) current (3)	MHz, $ \begin{split} f_{ACLK} &= 32,768 \text{ Hz}, \\ BCSCTL1 &= CALBC1\_1MHZ, \\ DCOCTL &= CALDCO\_1MHZ, \\ CPUOFF &= 1, SCG0 &= 0, \\ SCG1 &= 1, OSCOFF &= 0 \end{split} $	125°C	2.2 V		46	μА
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C		0.5	0.7	
I <sub>LPM3,VLO</sub>	Low-power mode 3 (LPM3) current <sup>(3)</sup>	f <sub>ACLK</sub> from internal LF oscillator (VLO), CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0	125°C	2.2 V	2	9.3	μA
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C		0.1	0.5	
I <sub>LPM4</sub>	Low-power mode 4 (LPM4) current <sup>(4)</sup>	f <sub>ACLK</sub> = 0 Hz, CPUOFF = 1, SCG0 = 1,	85°C	2.2 V	0.8	1.5	μA
	(2. m.) sarront	SCG1 = 1, OSCOFF = 1	125°C		2	7.1	

All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. Current for brownout and WDT clocked by SMCLK included. Current for brownout and WDT clocked by ACLK included.

Current for brownout included.



ZHCSA43 – AUGUST 2012 www.ti.com.cn

# **Schmitt-Trigger Inputs (Port P1)**

over recommended ranges of supply voltage and up to operating free-air temperature,  $T_A = 105$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V	Positive-going input threshold voltage			0.45 V <sub>CC</sub>		0.75 V <sub>CC</sub>	V
V <sub>IT+</sub>	Positive-going input tilleshold voltage		3 V	1.35		2.25	
V <sub>IT-</sub>	Negative going input threshold voltage			0.25 V <sub>CC</sub>		0.55 V <sub>CC</sub>	V
	Negative-going input threshold voltage		3 V	0.75		1.65	V
V <sub>hys</sub>	Input voltage hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )		3 V	0.3		1.0	V
R <sub>Pull</sub>	Pullup/pulldown resistor	For pullup: $V_{IN} = V_{SS}$ , For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
$C_{I}$	Input capacitance	$V_{IN} = V_{SS}$ or $V_{CC}$			5		pF

# Leakage Current (Port P1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN MAX	UNIT
I <sub>lkg(Px.y)</sub>	High-impedance leakage current		3 V	±120	nA

# **Outputs (Port P1)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(1)}$	3 V	V <sub>CC</sub> - 0.3	V
$V_{OL}$	Low-level output voltage	$I_{(OLmax)} = 6 \text{ mA}^{(1)}$	3 V	V <sub>SS</sub> + 0.3	V

<sup>(1)</sup> The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

# **Output Frequency (Port P1)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>Px.y</sub>	Port output frequency (with load)	$C_L = 20 \text{ pF}, R_L = 1 \text{ k}\Omega^{(1)}$ (2)	3 V		12		MHz
f <sub>Port°CLK</sub>	Clock output frequency	$C_L = 20 \text{ pF}^{(2)}$	3 V		16		MHz


A resistive divider with two 0.5-kΩ resistors between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider.


<sup>(2)</sup> The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.



# **Typical Characteristics – Outputs**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)





HIGH-LEVEL OUTPUT CURRENT vs





Figure 9.



Copyright © 2012, Texas Instruments Incorporated

ZHCSA43 - AUGUST 2012 www.ti.com.cn

# POR/Brownout Reset (BOR)<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC(start)</sub>	See Figure 11	dV <sub>CC</sub> /dt ≤ 3 V/s		0.7	× V <sub>(B_IT-)</sub>		>
$V_{(B\_IT-)}$	See Figure 11 through Figure 13	dV <sub>CC</sub> /dt ≤ 3 V/s			1.35	1	V
V <sub>hys(B_IT-)</sub>	See Figure 11	dV <sub>CC</sub> /dt ≤ 3 V/s			140		mV
t <sub>d(BOR)</sub>	See Figure 11	See (2)				2000	μs
t <sub>(reset)</sub>	Pulse length needed at RST/NMI pin to accept reset internally	See (2)	3 V	2			μs

The current consumption of the brownout module is already included in the  $I_{CC}$  current consumption data. The voltage level  $V_{(B\_IT-)}$  +  $V_{hys(B_IT-)}$  is  $\leq 1.8 \text{ V}$ . Minimum and maximum parameters are characterized up to  $T_A$  = 105°C unless otherwise noted.




Figure 11. POR/Brownout Reset (BOR) vs Supply Voltage

RUMENTS



# Typical Characteristics - POR/Brownout Reset (BOR)




Figure 12. V<sub>CC(drop)</sub> Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 13. V<sub>CC(drop)</sub> Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

**STRUMENTS** 

ZHCSA43 – AUGUST 2012 www.ti.com.cn

#### **Main DCO Characteristics**

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S<sub>DCO</sub>.
- Modulation control bits MODx select how often f<sub>DCO(RSEL,DCO+1)</sub> is used within the period of 32 DCOCLK cycles. The frequency f<sub>DCO(RSEL,DCO)</sub> is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

# **DCO Frequency**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN T	P MAX	UNIT
		RSELx < 14		1.8	3.6	
V <sub>CC</sub>	Supply voltage	RSELx = 14		2.2	3.6	V
		RSELx = 15		3.0	3.6	
f <sub>DCO(0,0)</sub>	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$ , $MODx = 0$	3 V	0.0	96	MHz
f <sub>DCO(0,3)</sub>	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$ , $MODx = 0$	3 V	0.	12	MHz
f <sub>DCO(1,3)</sub>	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$ , $MODx = 0$	3 V	0.	15	MHz
f <sub>DCO(2,3)</sub>	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$ , $MODx = 0$	3 V	0	21	MHz
f <sub>DCO(3,3)</sub>	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$ , $MODx = 0$	3 V	0.	30	MHz
f <sub>DCO(4,3)</sub>	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$ , $MODx = 0$	3 V	0.	41	MHz
f <sub>DCO(5,3)</sub>	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$ , $MODx = 0$	3 V	0.	58	MHz
f <sub>DCO(6,3)</sub>	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$ , $MODx = 0$	3 V	0.	80	MHz
f <sub>DCO(7,3)</sub>	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$ , $MODx = 0$	3 V	0.80	1.50	MHz
f <sub>DCO(8,3)</sub>	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$ , $MODx = 0$	3 V	1	.6	MHz
f <sub>DCO(9,3)</sub>	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$ , $MODx = 0$	3 V	2	2.3	MHz
f <sub>DCO(10,3)</sub>	DCO frequency (10, 3)	RSELx = 10, $DCOx = 3$ , $MODx = 0$	3 V	3	3.4	MHz
f <sub>DCO(11,3)</sub>	DCO frequency (11, 3)	RSELx = 11, $DCOx = 3$ , $MODx = 0$	3 V	4	25	MHz
f <sub>DCO(12,3)</sub>	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$ , $MODx = 0$	3 V	4.3	7.30	MHz
f <sub>DCO(13,3)</sub>	DCO frequency (13, 3)	RSELx = 13, $DCOx = 3$ , $MODx = 0$	3 V	7	'.8	MHz
f <sub>DCO(14,3)</sub>	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	3 V	8.6	13.9	MHz
f <sub>DCO(15,3)</sub>	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	15.	25	MHz
f <sub>DCO(15,7)</sub>	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	:	21	MHz
S <sub>RSEL</sub>	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	3 V	1.:	35	ratio
S <sub>DCO</sub>	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$	3 V	1.0	08	ratio
	Duty cycle		3 V		50	%



# Calibrated DCO Frequencies - Tolerance Over Temperature -40°C to 125°C

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	-40°C to 125°C	3 V	-3	±0.5	3	%
8-MHz tolerance over temperature	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	-40°C to 125°C	3 V	-3	±1.0	3	%
12-MHz tolerance over temperature	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	-40°C to 125°C	3 V	-3	±1.0	3	%
16-MHz tolerance over temperature	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	-40°C to 125°C	3 V	-3	±2.0	3	%

# Calibrated DCO Frequencies - Tolerance Over Supply Voltage $V_{\text{CC}}$

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
1-MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	25°C	1.8 V to 3.6 V	-3	±2	+3	%
8-MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	25°C	1.8 V to 3.6 V	-3	±2	+3	%
12-MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	25°C	2.2 V to 3.6 V	-3	±2	+3	%
16-MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	25°C	3 V to 3.6 V	-6	±2	+3	%

# **Calibrated DCO Frequencies - Overall Tolerance**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
1-MHz tolerance overall	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-5	±2	+5	%
8-MHz tolerance overall	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-5	±2	+5	%
12-MHz tolerance overall	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.2 V to 3.6 V	-5	±2	+5	%
16-MHz tolerance overall	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	3 V to 3.6 V	-6	±3	+6	%



# Wake-Up From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP	MAX	UNIT
	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ		= '			
	DCO clock wake-up time from LPM3/4 <sup>(1)</sup>	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ	2.2 V/3 V	1.5		
<sup>t</sup> DCO,LPM3/4	from LPM3/4 <sup>(1)</sup>	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ		1		μs
		BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ	3 V	1		
t <sub>CPU,LPM3/4</sub>	CPU wake-up time from LPM3/4 <sup>(2)</sup>			1 / f <sub>MCLK</sub> + t <sub>Clock,LPM3/4</sub>		

<sup>(1)</sup> The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

# Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4

# DCO WAKE-UP TIME FROM LPM3




Figure 14.

**STRUMENTS** 

<sup>(2)</sup> Parameter applicable only if DCOCLK is used for MCLK.



# Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
4	VII O fraguency	-40°C to 85°C	3 V	4	12	20	kHz
T <sub>VLO</sub>	VLO frequency	125°C	3 V			23	NI IZ
df <sub>VLO</sub> /dT	VLO frequency temperature drift <sup>(1)</sup>	-40°C to 85°C	3 V		0.5		%/°C
df <sub>VLO</sub> /dV <sub>CC</sub>	VLO frequency supply voltage drift <sup>(2)</sup>	25°C	1.8 V to 3.6 V		4		%/V

- (1) Calculated using the box method: (MAX(-40 to 85°C) MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C (-40°C))
- (2) Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)

# Timer A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP MA	UNIT
f <sub>TA</sub>	Timer_A clock frequency	Internal: SMCLK External: TACLK, INCLK Duty cycle = 50% ± 10%			f <sub>SYSTEM</sub>	MHz
t <sub>TA,cap</sub>	Timer_A capture timing	TAx	3 V	20		ns


# **USI, Universal Serial Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>USI</sub>	USI clock frequency	External: SCLK,			$f_{SYSTEM}$		MHz
V <sub>OL,I2</sub>	Low-level output voltage on SDA and SCL	Duty cycle = $50\% \pm 10\%$ , SPI slave mode USI module in I <sup>2</sup> C mode, $I_{(OLmax)} = 1.5 \text{ mA}$	3 V	V <sub>SS</sub>		V <sub>SS</sub> + 0.4	V

# Typical Characteristics, USI Low-Level Output Voltage on SDA and SCL





Copyright © 2012, Texas Instruments Incorporated



ZHCSA43 - AUGUST 2012 www.ti.com.cn

# 10-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Analog supply voltage	V <sub>SS</sub> = 0 V		2.2		3.6	V
V <sub>Ax</sub>	Analog input voltage (2)	All Ax terminals, Analog inputs selected in ADC10AE register	3 V	0		V <sub>CC</sub>	V
I <sub>ADC10</sub>	ADC10 supply current <sup>(3)</sup>	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	3 V		0.6		mA
	Reference supply current,	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	3 V		0.25		mA
I <sub>REF+</sub>	Reference supply current, reference buffer disabled (4)	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	3 V		0.25		ША
I <sub>REFB,0</sub>	Reference buffer supply current with ADC10SR = 0 <sup>(4)</sup>	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	3 V		1.1		mA
I <sub>REFB,1</sub>	Reference buffer supply current with ADC10SR = 1 <sup>(4)</sup>	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	3 V		0.5		mA
Cı	Input capacitance	Only one terminal Ax can be selected at one time	3 V			27	pF
R <sub>I</sub>	Input MUX ON resistance	$0 \text{ V} \leq \text{V}_{Ax} \leq \text{V}_{CC}$	3 V		1000		Ω

The leakage current is defined in the leakage current table with Px.y/Ax parameter.

The analog input voltage range must be within the selected reference voltage range  $V_{R+}$  to  $V_{R-}$  for valid conversion results.

The internal reference supply current is not included in current consumption parameter  $I_{ADC10}$ . The internal reference current is supplied by terminal  $V_{CC}$ . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.



# 10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	$v_{cc}$	MIN	TYP	MAX	UNIT
V	Positive built-in reference	$I_{VREF+} \le 1 \text{ mA}, REF2\_5V = 0$		2.2			V
$V_{CC,REF+}$	analog supply voltage range	I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 1		3			V
V	Positive built-in reference	$I_{VREF+} \le I_{VREF+} max, REF2_5V = 0$	3 V	1.4	1.5	1.59	V
V <sub>REF+</sub>	voltage	$I_{VREF+} \le I_{VREF+} max$ , REF2_5V = 1	3 V	2.34	2.5	2.65	V
I <sub>LD,VREF+</sub>	Maximum VREF+ load current	See (1)	3 V			±1	mA
	VDEE , load regulation	$I_{VREF+}$ = 500 μA ± 100 μA, Analog input voltage $V_{Ax}$ $\neq$ 0.75 V, REF2_5V = 0	2.1/			±2	LSB
	VREF+ load regulation	I <sub>VREF+</sub> = 500 μA ± 100 μA, Analog input voltage V <sub>Ax</sub> ≉ 1.25 V, REF2_5V = 1	3 V	3 V		±2	LSB
	V <sub>REF+</sub> load regulation response time	$I_{VREF+}$ = 100 μA $\rightarrow$ 900 μA, $V_{Ax}$ # 0.5 × VREF+, Error of conversion result ≤ 1 LSB, ADC10SR = 0 <sup>(1)</sup>	3 V			400	ns
C <sub>VREF+</sub>	Maximum capacitance at pin VREF+	I <sub>VREF+</sub> ≤ ±1 mA, REFON = 1, REFOUT = 1 <sup>(1)</sup>	3 V			100	pF
TC <sub>REF+</sub>	Temperature coefficient	I <sub>VREF+</sub> = const with 0 mA ≤ I <sub>VREF+</sub> ≤ 1 mA	3 V			±190	ppm/ °C
t <sub>REFON</sub>	Settling time of internal reference voltage to 99.9% VREF	$I_{VREF+} = 0.5 \text{ mA}, REF2\_5V = 0,$ REFON = 0 $\rightarrow$ 1 <sup>(1)</sup>	3.6 V			30	μs
<sup>t</sup> REFBURST	Settling time of reference buffer to 99.9% VREF	$I_{VREF+} = 0.5 \text{ mA},$ REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = $0^{(1)}$	3 V			2	μs

<sup>(1)</sup> Minimum and maximum parameters are characterized up to  $T_A$  = 105°C, unless otherwise noted.



ZHCSA43 – AUGUST 2012 www.ti.com.cn

# 10-Bit ADC, External Reference<sup>(1)</sup>

over recommended ranges of supply voltage and up to operating free-air temperature, T<sub>A</sub> = 105°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	UNIT
VEREF+	Positive external reference input voltage range <sup>(2)</sup>	VEREF+ > VEREF-, SREF1 = 1, SREF0 = 0		1.4	V <sub>CC</sub>	- V
VEREFF		VEREF- $\leq$ VEREF+ $\leq$ V <sub>CC</sub> - 0.15 V, SREF1 = 1, SREF0 = 1 <sup>(3)</sup>		1.4	3	V
VEREF-	Negative external reference input voltage range <sup>(4)</sup>	VEREF+ > VEREF-		0	1.2	V
ΔVEREF	Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF-	VEREF+ > VEREF- (5)		1.4	V <sub>CC</sub>	V
	Static input ourrent into VEDEE	0 V ≤ VEREF+ ≤ V <sub>CC</sub> , SREF1 = 1, SREF0 = 0	3 V		±1	
I <sub>VEREF+</sub>	Static input current into VEREF+	$0 \text{ V} \le \text{VEREF+} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = $1^{(3)}$	3 V	0		μA
I <sub>VEREF</sub>	Static input current into VEREF-	0 V ≤ VEREF- ≤ V <sub>CC</sub>	3 V		±1	μΑ

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C<sub>I</sub>, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I<sub>REFB</sub>. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

# 10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and up to operating free-air temperature, T<sub>A</sub> = 105°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
4	ADC10 input clock	For specified performance of	ADC10SR = 0	3 V	0.45		6.3	MHz
TADC10CLK	frequency	ADC10 linearity parameters ADC	ADC10SR = 1	3 V	0.45		1.5	IVII IZ
f <sub>ADC10OSC</sub>	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELX f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub>	DC10DIVx = 0, ADC10SSELx = 0, DC10CLK = fADC10OSC		3.7		6.3	MHz
	ADC10 built-in oscillator, ADC f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub>		0SSELx = 0,	3 V	2.06		3.51	
t <sub>CONVERT</sub>	Conversion time	$f_{ADC10CLK}$ from ACLK, MCLK, or SMCLK: ADC10SSELx $\neq 0$				13 × C10DIV × ADC10CLK		μs
t <sub>ADC10ON</sub>	Turn-on settling time of the ADC	(1)					100	ns

The condition is that the error in a conversion started after t<sub>ADC100N</sub> is less than ±0.5 LSB. The reference and input signal are already settled.

# 10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and up to operating free-air temperature, T<sub>A</sub> = 105°C (unless otherwise noted)

	0 117		, ,	`		
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP	MAX	UNIT
E <sub>I</sub>	Integral linearity error		3 V		±1	LSB
E <sub>D</sub>	Differential linearity error		3 V		±1	LSB
Eo	Offset error	Source impedance $R_S$ < 100 $\Omega$	3 V		±1	LSB
$E_G$	Gain error		3 V	±1.1	±2	LSB
E <sub>T</sub>	Total unadjusted error		3 V	±2	±5	LSB



ZHCSA43-AUGUST 2012 www.ti.com.cn

# 10-Bit ADC, Temperature Sensor and Built-In V<sub>MID</sub>

over recommended ranges of supply voltage and up to operating free-air temperature, T<sub>A</sub> = 105°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
I <sub>SENSOR</sub>	Temperature sensor supply current <sup>(1)</sup>	REFON = 0, INCHx = 0Ah, $T_A = 25$ °C	3 V		60		μA
TC <sub>SENSOR</sub>		ADC10ON = 1, INCHx = 0Ah (2)	3 V		3.55		mV/°C
t <sub>Sensor(sample)</sub>	Sample time required if channel 10 is selected <sup>(3)</sup>	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	3 V	30			μs
$I_{VMID}$	Current into divider at channel 11	ADC10ON = 1, INCHx = 0Bh	3 V			(4)	μA
V <sub>MID</sub>	V <sub>CC</sub> divider at channel 11	ADC10ON = 1, INCHx = 0Bh, $V_{MID} \approx 0.5 \times V_{CC}$	3 V		1.5		V
t <sub>VMID(sample)</sub>	Sample time required if channel 11 is selected <sup>(5)</sup>	ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB	3 V	1220			ns

The sensor current I<sub>SENSOR</sub> is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I<sub>SENSOR</sub> is included in I<sub>REF+</sub>. When REFON = 0, I<sub>SENSOR</sub> applies during conversion of the temperature sensor input (INCH = 0Ah).

- The following formula can be used to calculate the temperature sensor output voltage:
  - V<sub>Sensor,typ</sub> = TC<sub>Sensor</sub> (273 + T [°C]) + V<sub>Offset,sensor</sub> [mV] or
- $V_{Sensor,typ} = TC_{Sensor} T [^{\circ}C] + V_{Sensor} (T_{A} = 0^{\circ}C) [mV]$ The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time required includes the sensor-on time  $t_{SENSOR(on)}$ . No additional current is needed. The  $V_{MID}$  is used during sampling.
- The on-time  $t_{VMID(on)}$  is included in the sampling time  $t_{VMID(sample)}$ ; no additional on time is needed.

# Flash Memory<sup>(1)</sup>

over recommended ranges of supply voltage and up to operating free-air temperature, T<sub>A</sub> = 105°C (unless otherwise noted)

	0 11 7 0 1	<u> </u>	, ,,					
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
V <sub>CC(PGM/ERASE)</sub>	Program and erase supply voltage			2.2		3.6	V	
f <sub>FTG</sub>	Flash timing generator frequency			257		476	kHz	
I <sub>PGM</sub>	Supply current from V <sub>CC</sub> during program		3 V		1	5	mA	
I <sub>ERASE</sub>	Supply current from V <sub>CC</sub> during erase		3 V		1	7	mA	
t <sub>CPT</sub>	Cumulative program time <sup>(2)</sup>		2.2 V/3.6 V			10	ms	
t <sub>CMErase</sub>	Cumulative mass erase time		2.2 V/3.6 V	20			ms	
	Program/erase endurance	-40°C ≤ T <sub>J</sub> ≤ 105°C		10 <sup>4</sup>	10 <sup>5</sup>		cycles	
t <sub>Retention</sub>	Data retention duration	$T_J = 25^{\circ}C$		15			years	
t <sub>Word</sub>	Word or byte program time	See (3)			30		t <sub>FTG</sub>	
t <sub>Block, 0</sub>	Block program time for first byte or word	See (3)			25		t <sub>FTG</sub>	
t <sub>Block, 1-63</sub>	Block program time for each additional byte or word	See (3)			18		t <sub>FTG</sub>	
t <sub>Block, End</sub>	Block program end-sequence wait time	See (3)			6		t <sub>FTG</sub>	
t <sub>Mass Erase</sub>	Mass erase time	See (3)			10593		t <sub>FTG</sub>	
t <sub>Seg Erase</sub>	Segment erase time	See (3)			4819		t <sub>FTG</sub>	

Additional flash retention documentation located in application report SLAA392.

#### **RAM**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
V <sub>(RAMh)</sub>	RAM retention supply voltage (1)	CPU halted	1.6	٧

This parameter defines the minimum supply voltage V<sub>CC</sub> when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

These values are hardwired into the Flash Controller's state machine ( $t_{FTG} = 1/f_{FTG}$ ).

TEXAS INSTRUMENTS

ZHCSA43 – AUGUST 2012 www.ti.com.cn

# **Spy-Bi-Wire Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>SBW</sub>	Spy-Bi-Wire input frequency		2.2 V/3 V	0		20	MHz
t <sub>SBW,Low</sub>	Spy-Bi-Wire low clock pulse length		2.2 V/3 V	0.025		15	μs
t <sub>SBW,En</sub>	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge <sup>(1)</sup> )	$T_A = -40^{\circ}C \text{ to } 105^{\circ}C$	2.2 V/3 V			1	μs
t <sub>SBW,Ret</sub>	Spy-Bi-Wire return to normal operation time		2.2 V/3 V	15		100	μs
R <sub>Internal</sub>	Internal pulldown resistance on TEST	$T_A = -40$ °C to 105°C	2.2 V/3 V	25	60	90	kΩ

<sup>(1)</sup> Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t<sub>SBW,En</sub> time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

# JTAG Fuse<sup>(1)</sup>

 $T_A = 25$ °C, over recommended ranges of supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition		2.5		V
V <sub>FB</sub>	Voltage level on TEST for fuse blow		6	7	V
I <sub>FB</sub>	Supply current into TEST during fuse blow			100	mA
t <sub>FB</sub>	Time to blow fuse			1	ms

<sup>(1)</sup> Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

#### **APPLICATION INFORMATION**

# Port P1 (P1.2 ) Pin Schematics




Figure 17.

Table 13. Port P1 (P1.2) Pin Functions

			CONTROL BITS / SIGNALS <sup>(1)</sup>				
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	ADC10AE.x (INCH.y = 1)		
P1.2/		P1.x (I/O)	I: 0; O: 1	0	0		
TA0.1/	2	TA0.1	1	1	0		
	2	TA0.CCI1A	0	1	0		
A2		A2	X	Х	1 (y = 2)		

(1) X = don't care

ZHCSA43 – AUGUST 2012 www.ti.com.cn

# TEXAS INSTRUMENTS

# Port P1 (P1.5 ) Pin Schematics





Figure 18.

Table 14. Port P1 (P1.5) Pin Functions

PIN NAME			CONTROL BITS / SIGNALS <sup>(1)</sup>					
(P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	ADC10AE.x (INCH.y = 1)	INCHx		
P1.5/		P1.x (I/O)	I: 0; O: 1	0	0	Х		
TA0.0/	_	TA0.0	1	1	0	Χ		
SCLK/	5	SCLK	Х	Х	X	Х		
A5		A5	Х	Х	1 (y = 5)	5		

(1) X = don't care

# Port P1 (P1.6 and 1.7) Pin Schematic




USI in I2C mode: Output driver drives low level only.

Figure 19.

ZHCSA43 – AUGUST 2012 www.ti.com.cn





USI in I2C mode: Output driver drives low level only.

Figure 20.

Table 15. Port P1 (P1.6 and P1.7) Pin Functions

DINI NIAME (D4)		FUNCTION	CONTROL BITS / SIGNALS					
PIN NAME (P1.x)	X		P1DIR.x	P1SEL.x	USIP.x	ADC10AE.x		
P1.6/		P1.x (I/O)	I: 0; O: 1	0	0	0		
TA0.1/		TA0.CCI1A	0	1	0	0		
		TA0.1	1	1	0	0		
SDO/	6	SPI Mode	from USI	1	1	0		
SCL/		I2C Mode	from USI	1	1	0		
A6		A6	X	X	0	1 (y = 6)		
P1.7/		P1.x (I/O)	I: 0; O: 1	0	0	0		
SDI/	7	SDI	X	1	1	0		
SDA/	′	SDA	X	1	1	0		
A7		A7	X	X	0	1 (y = 7)		

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
MSP430G2230QDEP	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	G230EP
MSP430G2230QDEP.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	G230EP
MSP430G2230QDREP	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	G230EP
MSP430G2230QDREP.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	G230EP
V62/12620-01XE	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	G230EP
V62/12620-01XE-T	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	G230EP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

#### OTHER QUALIFIED VERSIONS OF MSP430G2230-EP:

● Catalog : MSP430G2230

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月