

混合信号微控制器

特性

- 低电源电压范围: 1.8 V 至 3.6 V
- 超低功耗
 - 运行模式: 220 μA (在 1 MHz 频率和 2.2 V 电压条件下)
 - 待机模式: 0.5 μA
 - 关闭模式 (RAM 保持): 0.1 μA
- 5 种节能模式
- 可在不到 1 µs 的时间里超快速地从待机模式唤醒
- 16 位 RISC 架构、62.5-ns 指令周期时间
- 基本时钟模块配置
 - 高达 16 MHz 的内部频率并具有4 种浮动范围在 ±1% 之内的校准频率
 - 内部超低功耗低频振荡器
- 具有 2 个捕捉/比较寄存器的 16 位 Timer A
- 用于模拟信号比较功能或者斜率模数 (A/D) 转换的 片载比较器 (只适用于 MSP430G2210)

- 10 位 200-ksps 具有内部基准、取样保持、和自动 扫描的模数 (A/D) 转换器 (只适用于 MSP430G2230)
- 支持 SPI 和 I2C 的通用串行接口 (USI) (仅适用于 MSP430G2230)
- 欠压检测器
- 串行板上编程时,无需外部编程电压,由安全熔丝 (Security Fuse)对可编程代码进行保护
- 具有两线制 (Spy-Bi-Wire) 接口的片上仿真逻辑电路
- 系列成员:
 - MSP430G22x0
 - 2KB + 256B 闪存
 - 128B RAM
- 采用8引脚塑料封装(D)
- 要获得完整的模块说明, 请参见 MSP430x2xx 系 列产品用户指南 (SLAU144)

说明

德州仪器公司 MSP430™ 系列超低功率微控制器包含几个器件,这些器件特有针对多种应用的不同的外设集。 这种架构与 5 种低功耗模式相组合,专为在便携式测量应用中延长电池使用寿命而优化。 该器件具有一个强大的 16 位 RISC CPU、16 位寄存器和有助于获得最大编码效率的常数发生器。 数字控制振荡器 (DCO) 可在不到 1μs 的时间里完成从低功耗模式至运行模式的唤醒。

MSP430G22x0 系列产品是一款超低功率混合信号微控制器,此微控制器装有一个内置的 16 位定时器和 4 个 I/O 引脚。除此之外, MSP430G2230 还有使用同步协议 (SPI 或者 I2C) 的内置通信功能和一个 10 位 A/D 转换器。 MSP430G2210 装有一个多用途模拟比较器。

表 1. 提供的选项(1)

T	封装的器件 ⁽²⁾
TA	塑料 8 引脚 (D)
-40°C 至 85°C	MSP430G2230ID
-40°C 至 65°C	MSP430G2210ID

- (1) 要获得最新的封装和订货信息,请参阅本文档末尾的封装选项附录,或者登录 TI 的网站 www.ti.com.
- (2) 封装图样、热数据和符号可登录 www.ti.com/packaging 获取。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MSP430 is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



Device Pinout and Functional Block Diagram, MSP430G2210

See Application Information for detailed I/O information.

Figure 1. Device Pinout, MSP430G2210




Figure 2. Functional Block Diagram, MSP430G2210



Device Pinout and Functional Block Diagram, MSP430G2230

See Application Information for detailed I/O information.

Figure 3. Device Pinout, MSP430G2230




Figure 4. Functional Block Diagram, MSP430G2230



Table 2. Terminal Functions, MSP430G2210⁽¹⁾

TERMINAL						
NAME NO.		1/0	DESCRIPTION			
	D					
P1.2/			General-purpose digital I/O pin			
TA0.1/	2	I/O	Timer_A, capture: CCI1A input, compare Out1 output			
CA2			Comparator_A+, CA2 input			
P1.5/			General-purpose digital I/O pin			
TA0.0/	3	I/O	Timer_A, compare Out0 output			
CA5			Comparator_A+, CA5 input			
P1.6/			General-purpose digital I/O pin			
TA0.1/	4	I/O	Timer_A, compare: Out1 output			
CA6			Comparator_A+, CA6 input			
P1.7/			General-purpose digital I/O pin			
CAOUT/	5	I/O	Comparator_A+, output			
CA7			Comparator_A+, CA7 input			
RST/			Reset input			
NMI/	6	- 1	Nonmaskable interrupt input			
SBWTDIO			Spy-Bi-Wire test data input/output during programming and test			
TEST/	7	1	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.			
SBWTCK / I		'	Spy-Bi-Wire test clock input during programming and test			
DVCC	1		Digital supply voltage			
DVSS	8		Digital ground reference			

⁽¹⁾ The GPIOs P1.0, P1.1, P1.3, P1.4, P2.6, and P2.7 are implemented but not available on the device pinout. To avoid floating inputs, these digital I/Os should be properly configured. The pullup or pulldown resistors of the unbounded P1.x GPIOs should be enabled, and the VLO should be selected as the ACLK source (see the MSP430x2xx Family User's Guide (SLAU144)).



Table 3. Terminal Functions, MSP430G2230⁽¹⁾

TERMINAL								
NAME	NO.	1/0	DESCRIPTION					
NAME	D	1/0						
P1.2/ TA0.1/ A2	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare Out1 output ADC10 analog input A2					
P1.5/ TA0.0/ A5/ SCLK	3	I/O	General-purpose digital I/O pin Timer_A, compare Out0 output ADC10 analog input A5 USI: clock input in I2C mode; clock input/output in SPI mode					
P1.6/ TA0.1/ A6/ SDO/ SCL	4	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1B input, compare: Out1 output ADC10 analog input A6 USI: Data output in SPI mode USI: I2C clock in I2C mode					
P1.7/ A7/ SDI/ SDA	5	I/O	General-purpose digital I/O pin ADC10 analog input A7 USI: Data input in SPI mode USI: Data input in I2C mode					
RST/ NMI/ SBWTDIO	6	I	Reset input Nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test					
TEST/ SBWTCK	7	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test					
DVCC	1		Digital supply voltage					
DVSS	8		Digital ground reference					

⁽¹⁾ The GPIOs P1.0, P1.1, P1.3, P1.4, P2.6, and P2.7 are implemented but not available on the device pinout. To avoid floating inputs, these digital I/Os should be properly configured. The pullup or pulldown resistors of the unbounded P1.x GPIOs should be enabled, and the VLO should be selected as the ACLK source (see the MSP430x2xx Family User's Guide (SLAU144)).



SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 4 shows examples of the three types of instruction formats; Table 5 shows the address modes.




Table 4. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION	
Dual operands, source-destination	ADD R4,R5	R4 + R5> R5	
Single operands, destination only	CALL R8	PC>(TOS), R8> PC	
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0	

Table 5. Address Mode Descriptions

ADDRESS MODE	S ⁽¹⁾	D ⁽¹⁾	SYNTAX	EXAMPLE	OPERATION
Register	√	✓	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	✓	✓	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	√		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

(1) S = source, D = destination



Operating Modes

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active
 - MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active. MCLK is disabled
 - DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator is disabled
 - Crystal oscillator is stopped



Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0x0FFFF to 0x0FFC0. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0x0FFFE) contains 0x0FFFF (for example, flash is not programmed) the CPU goes into LPM4 immediately after power-up.

Table 6. Interrupt Sources

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	0xFFFE	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable, (non)-maskable, (non)-maskable	0xFFFC	30
			0xFFFA	29
			0xFFF8	28
Comparator_A+ (MSP430G2210 Only)	CAIFG (4)		0xFFF6	27
Watchdog Timer+	WDTIFG	maskable	0xFFF4	26
Timer_A2	TACCR0 CCIFG ⁽⁴⁾	maskable	0xFFF2	25
Timer_A2	TACCR1 CCIFG, TAIFG ⁽²⁾⁽⁴⁾	maskable	0xFFF0	24
			0xFFEE	23
			0xFFEC	22
ADC10 (MSP430G2230 Only)	ADC10IFG ⁽⁴⁾	maskable	0xFFEA	21
USI (MSP430G2230 Only)	USIIFG, USISTTIFG(2)(4)	maskable	0xFFE8	20
			0xFFE6	19
I/O Port P1(four flags)	P1IFG.2, P1IFG.5, P1IFG.6, and P1IFG.7 ⁽²⁾⁽⁴⁾⁽⁵⁾	maskable	0xFFE4	18
			0xFFE2	17
			0xFFE0	16
See (6)			0xFFDE to 0xFFC0	15 to 0, lowest

⁽¹⁾ A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

⁽²⁾ Multiple source flags

^{(3) (}non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

⁽⁴⁾ Interrupt flags are located in the module.

⁽⁵⁾ All eight interrupt flags P1IFG.0 to P1IFG.7 are implemented while four are connected to pins.

⁽⁶⁾ The interrupt vectors at addresses 0xFFDE to 0xFFC0 are not used in this device and can be used for regular program code if necessary.



Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is reset or set by PUC. rw-(0,1): Bit can be read and written. It is reset or set by POR.

SFR bit is not present in device.

Table 7. Interrupt Enable Register 1 and 2

Address	7	6	5	4	3	2	1	0	
00h			ACCVIE	NMIIE			OFIE	WDTIE	
			rw-0	rw-0			rw-0	rw-0	
WDTIE	Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.								
OFIE	Oscillator fault interrupt enable. Set to 0.								
NMIIE	(Non)maskable interrupt enable								
ACCVIE	Flash access v	iolation interrup	t enable						

Address	7	6	5	4	3	2	1	0
01h								

Table 8. Interrupt Flag Register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-∩	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-on or a reset condition at the RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault. The XIN/XOUT pins are not available as device terminals.

PORIFG Power-On Reset interrupt flag. Set on V_{CC} power-up.

RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V_{CC} power-up.

NMIIFG Set by RST/NMI pin

Address	7	6	5	4	3	2	1	0	
03h									Ī



Memory Organization

Table 9. Memory Organization

		MSP430G22x0
Memory Main: interrupt vector Main: code memory	Size Flash Flash	2KB Flash 0xFFFF-0xFFC0 0xFFFF-0xF800
Information memory	Size Flash	256 Byte 0x10FF - 0x1000
RAM	Size	128 Byte 0x027F - 0x0200
Peripherals	16-bit 8-bit 8-bit SFR	0x01FF - 0x0100 0x00FF - 0x0010 0x000F - 0x0000

Flash Memory

The flash memory can be programmed by the Spy-Bi-Wire or JTAG port, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It
 can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is
 required.

www.ti.com.cn

Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally-controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF (VLOCLK) oscillator.
- · Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

NOTE

The LFXT1 oscillator is not available. LFXT1Sx bits of the BCSCTL3 register should be configured to use VLOCLK (see the MSP430x2xx Family User's Guide (SLAU144)).

Table 10. DCO Calibration Data (Provided From Factory in Flash Information Memory Segment A)

=		-	•
DCO FREQUENCY	CALIBRATION REGISTER	SIZE	ADDRESS
1 MHz	CALBC1_1MHZ	byte	010FFh
I IVITZ	CALDCO_1MHZ	byte	010FEh
0.141.1-	CALBC1_8MHZ	byte	010FDh
8 MHz	CALDCO_8MHZ	byte	010FCh
12 MHz	CALBC1_12MHZ	byte	010FBh
12 IVIDZ	CALDCO_12MHZ	byte	010FAh
16 MU-	CALBC1_16MHZ	byte	010F9h
16 MHz	CALDCO_16MHZ	byte	010F8h

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are four pins of one 8-bit I/O port implemented—port P1:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all the four bits of port P1.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.



Watchdog Timer (WDT+)

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

Timer_A2

Timer_A2 is a 16-bit timer/counter with two capture/compare registers. Timer_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 11. Timer_A2 Signal Connections - MSP430G2210

INPUT PIN NUMBER	DEVICE INPUT	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT	OUTPUT PIN NUMBER
D	SIGNAL	INPUT NAME	BLUCK	SIGNAL	D
-	TACLK	TACLK	Timer	NA	
	ACLK	ACLK			
	SMCLK	SMCLK			
-	TACLK	INCLK			
-	TA0	CCI0A	CCR0	TA0	3 - P1.5
	ACLK (internal)	CCI0B			
	V_{SS}	GND			
	V _{cc}	V _{CC}			
2 - P1.2	TA1	CCI1A	CCR1	TA1	2 - P1.2
	CAOUT (internal)	CCI1B			4 - P1.6
	V _{SS}	GND			
	V _{CC}	V_{CC}	·		

Table 12. Timer A2 Signal Connections - MSP430G2230

INPUT PIN NUMBER	DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT	OUTPUT PIN NUMBER
D	SIGNAL	INFOI NAME	BLOCK	SIGNAL	D
-	TACLK	TACLK	Timer	NA	
	ACLK	ACLK			
	SMCLK	SMCLK			
-	TACLK	INCLK			
-	TA0	CCI0A	CCR0	TA0	
	ACLK (internal)	CCI0B			
	V _{SS}	GND			
	V _{CC}	V _{CC}			
2 - P1.2	TA1	CCI1A	CCR1	TA1	2 - P1.2
4 - P1.6	TA1	CCI1B			4 - P1.6
	V _{SS}	GND			
	V _{CC}	V _{CC}			



USI (MSP430G2230 Only)

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

ADC10 (MSP430G2230 Only)

The ADC10 module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC) for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

Comparator_A+ (MSP430G2210 Only)

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals

Peripheral File Map

Table 13. Peripherals With Word Access

ADC10 (MSP430G2230 Only)	ADC control 0 ADC10 control 1 ADC memory	ADC10CTL0 ADC10CTL1 ADC10MEM	01B0h 01B2h 01B4h
Timer_A	Capture/compare register Capture/compare register Timer_A register Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR1 TACCR0 TAR TACCTL1 TACCTL0 TACTL TACTL	0174h 0172h 0170h 0164h 0162h 0160h 012Eh
Flash Memory	Flash control 3 Flash control 2 Flash control 1	FCTL3 FCTL2 FCTL1	012Ch 012Ah 0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h

Table 14. Peripherals With Byte Access

	•	•	
ADC10 (MSP430G2230 Only)	Analog Enable	ADC10AE	04Ah
USI (MSP430G2230 Only)	USI control 0 USI control 1 USI clock control USI bit counter USI shift register	USICTL0 USICTL1 USICKCTL USICNT USISR	078h 079h 07Ah 07Bh 07Ch
Comparator_A+ (MSP430G2210 Only)	Comparator_A+ port disable Comparator_A+ control 2 Comparator_A+ control 1	CAPD CACTL2 CACTL1	05Bh 05Ah 059h
Basic Clock System+	Basic clock system control 3 Basic clock system control 2 Basic clock system control 1 DCO clock frequency control	BCSCTL3 BCSCTL2 BCSCTL1 DCOCTL	053h 058h 057h 056h
Port P1	Port P1 resistor enable Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1REN P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	027h 026h 025h 024h 023h 022h 021h 020h
Special Function	SFR interrupt flag 2 SFR interrupt flag 1 SFR interrupt enable 2 SFR interrupt enable 1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h



Absolute Maximum Ratings(1)

	Voltage applied at V _{CC} to V _{SS}		-0.3 V to 4.1 V
	Voltage applied to any pin ⁽²⁾		-0.3 V to V _{CC} + 0.3 V
	Diode current at any device terminal		±2 mA
_	C4(3)	Unprogrammed device	-55°C to 150°C
I stg	Storage temperature (3)	Programmed device	-40°C to 150°C


- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions

Typical values are specified at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

			MIN	NOM	MAX	UNIT
M	Cumply voltage	During program execution	1.8		3.6	V
V _{CC}	Supply voltage	During flash program or erase	2.2		3.6	V
V_{SS}	Supply voltage			0		V
T _A	Operating free-air temperature		-40		85	°C
		$V_{CC} = 1.8 \text{ V},$ Duty cycle = 50% ± 10%	dc		6	
f _{SYSTEM}	Processor frequency (maximum MCLK frequency) (1) (2)	$V_{CC} = 2.7 \text{ V},$ Duty cycle = 50% ± 10%	dc		12	MHz
		$V_{CC} \ge 3.3 \text{ V},$ Duty cycle = 50% ± 10%	dc		16	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 5. Safe Operating Area



Electrical Characteristics


Active Mode Supply Current Into V_{CC} Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$		2.2 V		220		
I _{AM,1MHz}	Active mode (AM) current (1 MHz)	f _{ACLK} = 0 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V		300	370	μА

(1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

Typical Characteristics – Active Mode Supply Current (Into V_{CC})







Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

F	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN TYP	MAX	UNIT
I _{LPM0,1MHz}	Low-power mode 0 (LPM0) current ⁽²⁾	$\begin{array}{l} f_{\text{MCLK}} = 0 \text{ MHz}, \\ f_{\text{SMCLK}} = f_{\text{DCO}} = 1 \text{ MHz}, \\ f_{\text{ACLK}} = 32,768 \text{ Hz}, \\ \text{BCSCTL1} = \text{CALBC1_1MHZ}, \\ \text{DCOCTL} = \text{CALDCO_1MHZ}, \\ \text{CPUOFF} = 1, \text{SCG0} = 0, \\ \text{SCG1} = 0, \text{OSCOFF} = 0 \end{array}$	25°C	2.2 V	65		μА
I _{LPM2}	Low-power mode 2 (LPM2) current ⁽³⁾	$\begin{split} &f_{\text{MCLK}} = f_{\text{SMCLK}} = 0 \text{ MHz, } f_{\text{DCO}} = 1 \\ &\text{MHz,} \\ &f_{\text{ACLK}} = 32,768 \text{ Hz,} \\ &\text{BCSCTL1} = \text{CALBC1_1MHZ,} \\ &\text{DCOCTL} = \text{CALDCO_1MHZ,} \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \\ &\text{SCG1} = 1, \text{OSCOFF} = 0 \end{split}$	25°C	2.2 V	22	29	μA
I _{LPM3,VLO}	Low-power mode 3 (LPM3) current ⁽³⁾	$\begin{split} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} \text{ from internal LF oscillator} \\ \text{(VLO)}, \\ \text{CPUOFF} &= 1, \text{SCG0} = 1, \\ \text{SCG1} &= 1, \text{OSCOFF} = 0 \end{split}$	25°C	2.2 V	0.5	0.7	μА
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C		0.1	0.5	
I _{LPM4}	Low-power mode 4 (LPM4) current ⁽⁴⁾	f _{ACLK} = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V	0.8	1.5	μA

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. Current for brownout and WDT clocked by SMCLK included. Current for brownout and WDT clocked by ACLK included.

Current for brownout included.



Schmitt-Trigger Inputs (Port P1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V	Positive-going input threshold voltage			0.45 V _{CC}		0.75 V _{CC}	٧
V_{IT+}	Positive-going input tilleshold voltage		3 V	1.35		2.25	
V	Negative going input threehold valtage			0.25 V _{CC}		0.55 V _{CC}	V
V _{IT-}	Negative-going input threshold voltage		3 V	0.75		1.65	V
V _{hys}	Input voltage hysteresis (V _{IT+} - V _{IT-})		3 V	0.3		1.0	٧
R _{Pull}	Pullup/pulldown resistor	For pullup: $V_{IN} = V_{SS}$, For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
C _I	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

Leakage Current (Port P1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	(1) (2)	/3 V	±50	nA

Outputs (Port P1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
V_{OH}	High-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(1)}$	3 V	V _{CC} - 0.6	V_{CC}	V
V_{OL}	Low-level output voltage	$I_{(OLmax)} = 6 \text{ mA}^{(1)}$	3 V	V _{SS}	V _{SS} + 0.6	V

⁽¹⁾ The maximum total current, I_(OHmax), and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Output Frequency (Port P1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{Px.y}	Port output frequency (with load)	$C_L = 20 \text{ pF}, R_L = 1 \text{ k}\Omega^{(1)}$ (2)	3 V			12	MHz
f _{Port°CLK}	Clock output frequency	$C_L = 20 \text{ pF}^{(2)}$	3 V			16	MHz


A resistive divider with two 0.5-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the


The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.


The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.




Typical Characteristics - Outputs











POR and BOR⁽¹⁾⁽²⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
V _{CC(start)}	See Figure 12	dV _{CC} /dt ≤ 3 V/s		0.7 x V _(B_IT-)		٧
V _(B_IT-)	See Figure 12 through Figure 14	dV _{CC} /dt ≤ 3 V/s		1.35	1	V
V _{hys(B_IT-)}	See Figure 12	dV _{CC} /dt ≤ 3 V/s		140		mV
t _{d(BOR)}	See Figure 12				2000	μs
t _(reset)	Pulse duration needed at RST/NMI pin to accept reset internally		3 V	2		μs

- The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + V_{hys(B_IT-)}is ≤ 1.8 V.
- (2) During power up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default DCO settings must not be changed until V_{CC} ≥ V_{CC(min)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency.




Figure 12. POR and BOR vs Supply Voltage



Typical Characteristics - POR and BOR




Figure 13. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR or BOR Signal




Figure 14. $V_{CC(drop)}$ Level With a Triangle Voltage Drop to Generate a POR or BOR Signal



Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often $f_{DCO(RSEL,DCO+1)}$ is used within the period of 32 DCOCLK cycles. The frequency $f_{DCO(RSEL,DCO)}$ is used for the remaining cycles. The frequency is an average equal to: $\frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{f_{average}} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{f_{DCO(RSEL,DCO)}}$

$$f_{average} = \frac{\frac{32 \text{ MDCO(RSEL,DCO)} \text{ MDCO(RSEL,DCO+1)}}{\text{MOD} \times f_{DCO(RSEL,DCO)} + (32 - \text{MOD)} \times f_{DCO(RSEL,DCO+1)}}$$

DCO Frequency

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	
V_{CC}	Supply voltage	RSELx = 14		2.2		3.6	V
		RSELx = 15		3.0		3.6	
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	3 V	0.06		0.14	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	3 V		0.12		MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$, $MODx = 0$	3 V		0.15		MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	3 V		0.21		MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	3 V		0.30		MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	3 V		0.41		MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	3 V		0.58		MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	3 V		0.80		MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$, $MODx = 0$	3 V	0.80		1.50	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	3 V		1.6		MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	3 V		2.3		MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	3 V		3.4		MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	3 V		4.25		MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$, $MODx = 0$	3 V	4.3		7.30	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, $DCOx = 3$, $MODx = 0$	3 V		7.8		MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, $DCOx = 3$, $MODx = 0$	3 V	8.6		13.9	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V		15.25		MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V		21		MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	3 V		1.35		ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$	3 V		1.08		ratio
	Duty cycle		3 V		50		%



Calibrated DCO Frequencies - Tolerance Over Temperature 0°C to 85°C

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	3	%
8-MHz tolerance over temperature	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±1.0	3	%
12-MHz tolerance over temperature	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±1.0	3	%
16-MHz tolerance over temperature	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±2.0	3	%

Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{CC}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
1-MHz tolerance over V _{CC}	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	25°C	1.8 V to 3.6 V	-3	±2	+3	%
8-MHz tolerance over V _{CC}	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	25°C	1.8 V to 3.6 V	-3	±2	+3	%
12-MHz tolerance over V _{CC}	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	25°C	2.2 V to 3.6 V	-3	±2	+3	%
16-MHz tolerance over V _{CC}	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	25°C	3 V to 3.6 V	-6	±2	+3	%

Calibrated DCO Frequencies - Overall Tolerance

PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
1-MHz tolerance overall	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	I: -40°C to 85°C	1.8 V to 3.6 V	-5	±2	+5	%
8-MHz tolerance overall	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	I: -40°C to 85°C	1.8 V to 3.6 V	-5	±2	+5	%
12-MHz tolerance overall	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	I: -40°C to 85°C	2.2 V to 3.6 V	-5	±2	+5	%
16-MHz tolerance overall	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	I: -40°C to 85°C	3 V to 3.6 V	-6	±3	+6	%




Wake-Up From Lower-Power Modes (LPM3, LPM4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ			2		
	DCO clock wake-up time	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ	2.2 V, 3 V		1.5		
^T DCO,LPM3/4	from LPM3 or LPM4 ⁽¹⁾	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ			1	μs	
		BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ	3 V		1		
t _{CPU,LPM3/4}	CPU wake-up time from LPM3 or LPM4 ⁽²⁾				CLK + ,LPM3/4		

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4



⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.



Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T _A	V _{cc}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	-40°C to 85°C	3 V	4	12	20	kHz
df _{VLO} /dT	VLO frequency temperature drift ⁽¹⁾	-40°C to 85°C	3 V		0.5		%/°C
df _{VLO} /dV _{CC}	VLO frequency supply voltage drift ⁽²⁾	25°C	1.8 V to 3.6 V		4		%/V

Calculated using the box method: (MAX(-40 to 85° C) – MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C – (-40°C)) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)

Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	v_{cc}	MIN	TYP MA	X UNIT
f_{TA}	Timer_A clock frequency	Internal: SMCLK External: TACLK, INCLK Duty cycle = 50% ± 10%			f _{SYSTEM}	MHz
t _{TA,cap}	Timer_A capture timing	TAx	3 V	20		ns


USI, Universal Serial Interface (MSP430G2230 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USI}	USI clock frequency	External: SCLK,			f_{SYSTEM}		MHz
V _{OL,I2}	Low-level output voltage on SDA and SCL	Duty cycle = $50\% \pm 10\%$, SPI slave mode USI module in I ² C mode, $I_{(OLmax)} = 1.5 \text{ mA}$	3 V	V _{SS}		V _{SS} + 0.4	>

Typical Characteristics, USI Low-Level Output Voltage on SDA and SCL (MSP430G2230 Only)





24



Comparator_A+ (MSP430G2210 Only)


	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _(DD) ⁽¹⁾		CAON = 1, CARSEL = 0, CAREF = 0	3 V		45		μA
I _{(Refladder/} RefDiode)		CAON = 1, CARSEL = 0, CAREF = 1/2/3, No load at CA0 and CA1	3 V		45		μΑ
V _(IC)	Common-mode input voltage	CAON = 1	3 V	0		V _{CC} -1	V
V _(Ref025)	(Voltage at 0.25 V _{CC} node) / V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at CA0 and CA1	3 V		0.24		
V _(Ref050)	(Voltage at 0.5 V _{CC} node) / V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 2, No load at CA0 and CA1	3 V		0.48		
V _(RefVT)	See Figure 18 and Figure 19	PCA0 = 1, CARSEL = 1, CAREF = 3, No load at CA0 and CA1, TA = 85°C	3 V		490		mV
V _(offset)	Offset voltage (2)		3 V		±10		mV
V _{hys}	Input hysteresis	CAON = 1	3 V		0.7		mV
	Response time	T _A = 25°C, Overdrive 10 mV, Without filter: CAF = 0	2.1/		120		ns
t(response)	(low-to-high and high-to-low)	T _A = 25°C, Overdrive 10 mV, With filter: CAF = 1	3 V		1.5		μs

The leakage current for the Comparator_A+ terminals is identical to I_{lkg(Px.y)} specification.

The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements. The two successive measurements are then summed together.



Typical Characteristics - Comparator_A+ (MSP430G2210 Only)






Figure 18. $V_{(RefVT)}$ vs Temperature, $V_{CC} = 3 V$

Figure 19. $V_{(RefVT)}$ vs Temperature, V_{CC} = 2.2 V




Figure 20. Short Resistance vs V_{IN}/V_{CC}



10-Bit ADC, Power Supply and Input Range Conditions (MSP430G2230 Only)

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC}	Analog supply voltage	V _{SS} = 0 V			2.2		3.6	V
V _{Ax}	Analog input voltage (2)	All Ax terminals, Analog inputs selected in ADC10AE register		3 V	0		V_{CC}	V
I _{ADC10}	ADC10 supply current ⁽³⁾	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	25°C	3 V		0.6		mA
	Reference supply current,	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	2500	2.1/		0.25		A
I _{REF+}	Reference supply current, reference buffer disabled ⁽⁴⁾	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	25°C	3 V		0.25		mA
I _{REFB,0}	Reference buffer supply current with ADC10SR = $0^{(4)}$	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	25°C	3 V		1.1		mA
I _{REFB,1}	Reference buffer supply current with ADC10SR = 1 (4)	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	25°C	3 V		0.5		mA
Cı	Input capacitance	Only one terminal Ax can be selected at one time	25°C	3 V			27	pF
R_{l}	Input MUX ON resistance	$0 \text{ V} \leq \text{V}_{Ax} \leq \text{V}_{CC}$	25°C	3 V		1000		Ω

The leakage current is defined in the leakage current table with Px.y/Ax parameter.

The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

The internal reference supply current is not included in current consumption parameter I_{ADC10} . The internal reference current is supplied by terminal V_{CC} . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.



10-Bit ADC, Built-In Voltage Reference (MSP430G2230 Only)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Positive built-in reference	I _{VREF+} ≤ 1 mA, REF2_5V = 0		2.2			V
$V_{CC,REF+}$	analog supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1		2.9			V
V	Positive built-in reference	$I_{VREF+} \le I_{VREF+} max$, REF2_5V = 0	3 V	1.41	1.5	1.59	V
V _{REF+}	voltage	$I_{VREF+} \le I_{VREF+} max$, REF2_5V = 1	3 V	2.35	2.5	2.65	V
I _{LD,VREF+}	Maximum VREF+ load current		3 V			±1	mA
	VDEE , load regulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 0.75 V, REF2_5V = 0	3 V			±2	LSB
	VREF+ load regulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 1.25 V, REF2_5V = 1	3 V			±2	LSB
	V _{REF+} load regulation response time	$I_{VREF+} = 100 \mu A \rightarrow 900 \mu A,$ $V_{AX} \approx 0.5 \times VREF+,$ Error of conversion result ≤ 1 LSB, ADC10SR = 0	3 V			400	ns
C _{VREF+}	Maximum capacitance at pin VREF+	I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1	3 V			100	pF
TC _{REF+}	Temperature coefficient (1)	I _{VREF+} = const with 0 mA ≤ I _{VREF+} ≤ 1 mA	3 V			±100	ppm/
^t REFON	Settling time of internal reference voltage to 99.9% VREF	I_{VREF+} = 0.5 mA, REF2_5V = 0, REFON = 0 \rightarrow 1	3.6 V			30	μs
^t REFBURST	Settling time of reference buffer to 99.9% VREF	I _{VREF+} = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0	3 V			2	μs

⁽¹⁾ Calculated using the box method: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C – (-40°C))



10-Bit ADC, External Reference (MSP430G2230 Only)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MA	K UNIT
VEREF+	Positive external reference input	VEREF+ > VEREF-, SREF1 = 1, SREF0 = 0		1.4	V _C	c v
VLNEF+	voltage range (2)	VEREF- \leq VEREF+ \leq V _{CC} $-$ 0.15 V, SREF1 = 1, SREF0 = 1 (3)		1.4		3
VEREF-	Negative external reference input voltage range ⁽⁴⁾	VEREF+ > VEREF-		0	1.	2 V
ΔVEREF	Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF-	VEREF+ > VEREF- (5)		1.4	V_{C}	V
	Ctatic input ourrent into VEDEE	$0 \text{ V} \leq \text{VEREF+} \leq \text{V}_{CC},$ SREF1 = 1, SREF0 = 0	3 V		±1	
IVEREF+	Static input current into VEREF+	$0 \text{ V} \le \text{VEREF+} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = 1 ⁽³⁾	3 V	0		μA
I _{VEREF}	Static input current into VEREF-	0 V ≤ VEREF- ≤ V _{CC}	3 V		±1	μΑ

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters (MSP430G2230 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{ADC10CLK} ADC10 input clock frequency		For specified performance of	ADC10SR = 0	3 V	0.45		6.3	MHz
		ADC10 linearity parameters Al	ADC10SR = 1	3 V	0.45		1.5	IVITZ
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELX fADC10CLK = fADC10OSC	3 V	3.7		6.3	MHz	
		ADC10 built-in oscillator, ADC1 f _{ADC10CLK} = f _{ADC10OSC}	10SSELx = 0,	3 V	2.06		3.51	
t _{CONVERT} C	Conversion time	$f_{ADC10CLK}$ from ACLK, MCLK, or SMCLK: ADC10SSELx $\neq 0$		f _{ADC10CLK} from ACLK, MCLK, or SMCLK:		13 × ADC10DIV × 1/f _{ADC10CLK}		μs
t _{ADC10ON}	Turn-on settling time of the ADC	(1)	·				100	ns

The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.

10-Bit ADC, Linearity Parameters (MSP430G2230 Only)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
Eı	Integral linearity error		3 V			±1	LSB
E _D	Differential linearity error		3 V			±1	LSB
Eo	Offset error	Source impedance $R_S < 100 \Omega$	3 V			±1	LSB
E_G	Gain error		3 V		±1.1	±2	LSB
E _T	Total unadjusted error		3 V		±2	±5	LSB



10-Bit ADC, Temperature Sensor and Built-In V_{MID} (MSP430G2230 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{SENSOR}	Temperature sensor supply current ⁽¹⁾	REFON = 0, INCHx = 0Ah, $T_A = 25$ °C	3 V		60		μΑ
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah (2)	3 V		3.55		mV/°C
t _{Sensor(sample)}	Sample time required if channel 10 is selected (3)	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	3 V	30			μs
I _{VMID}	Current into divider at channel 11	ADC10ON = 1, INCHx = 0Bh	3 V			(4)	μΑ
V _{MID}	V _{CC} divider at channel 11	ADC10ON = 1, INCHx = 0Bh, $V_{MID} \approx 0.5 \times V_{CC}$	3 V		1.5		V
t _{VMID(sample)}	Sample time required if channel 11 is selected ⁽⁵⁾	ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB	3 V	1220			ns

⁽¹⁾ The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

The following formula can be used to calculate the temperature sensor output voltage:

V_{Sensor,typ} = TC_{Sensor} (273 + T [°C]) + V_{Offset,sensor} [mV] or

 $V_{Sensor,typ} = TC_{Sensor} T [^{\circ}C] + V_{Sensor} (T_{A} = 0^{\circ}C) [mV]$ The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$. No additional current is needed. The V_{MID} is used during sampling.

The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.



Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC(PGM/ERASE)}	Program and erase supply voltage			2.2		3.6	V
f_{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V, 3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V, 3.6 V		1	7	mA
t _{CPT}	Cumulative program time ⁽¹⁾		2.2 V, 3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time		2.2 V, 3.6 V	20			ms
	Program and erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	$T_J = 25^{\circ}C$		100			years
t _{Word}	Word or byte program time	(2)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	(2)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	(2)			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	(2)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	(2)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	(2)			4819		t _{FTG}

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word or byte write and block write modes.

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
$V_{(RAMh)}$	RAM retention supply voltage ⁽¹⁾	CPU halted	1.6	V

⁽¹⁾ This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{CC}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V, 3 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge (1))	2.2 V, 3 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time	2.2 V, 3 V	15		100	μs
R _{Internal}	Internal pulldown resistance on TEST	2.2 V, 3 V	25	60	90	kΩ

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

JTAG Fuse⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C	2.5		V
V_{FB}	Voltage level on TEST for fuse blow		6	7	V
I _{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms

After the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

⁽²⁾ These values are hardwired into the Flash Controller's state machine (t_{FTG} = 1/f_{FTG}).



APPLICATION INFORMATION

Port (P1.2 and P1.5) Pin Schematics - MSP430G2210




Figure 21.

Table 15. Port P1 (P1.2 to P1.5) Pin Functions - MSP430G2210

DINI NAME (D4)		FUNCTION	CONTROL BITS AND SIGNALS ⁽¹⁾				
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	CAPD.y		
P1.2/		P1.x (I/O)	I: 0; O: 1	0	0		
TA0.1/	2	TA0.1	1	1	0		
		TA0.CCI1A	0	1	0		
CA2		CA2	X	X	1 (y = 2)		
P1.5/		P1.x (I/O)	I: 0; O: 1	0	0		
TA0.0/	5	TA0.0	1	1	0		
CA5		CA5	Х	Xx	1 (y = 5)		



Port P1 (P1.6 and 1.7) Pin Schematic - MSP430G2210




Figure 22.






Figure 23.

Table 16. Port P1 (P1.6 and P1.7) Pin Functions - MSP430G2210

DIN NAME (D4)		FUNCTION	CON	CONTROL BITS AND SIGNALS ⁽¹⁾				
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	CAPD.y			
P1.6/		P1.x (I/O)	I: 0; O: 1	0	0			
TA0.1/	6	TA0.1	1	1	0			
CA6		CA6	Х	X	1 (y = 6)			
P1.7/		P1.x (I/O)	I: 0; O: 1	0	0			
CA7/	7	CA7	X	X	1 (y = 7)			
CAOUT		CAOUT	1	1	0			

(1) X = don't care



Port P1 (P1.2) Pin Schematics - MSP430G2230




Figure 24.

Table 17. Port P1 (P1.2) Pin Functions - MSP430G2230

			CONTROL BITS AND SIGNALS ⁽¹⁾				
PIN NAME (P1.x)	х	FUNCTION	P1DIR.x	P1SEL.x	ADC10AE.x (INCH.y = 1)		
P1.2/		P1.x (I/O)	I: 0; O: 1	0	0		
TA0.1/	2	TA0.1	1	1	0		
	2	TA0.CCI1A	0	1	0		
A2		A2	X	X	1 (y = 2)		

(1) X = don't care



Port P1 (P1.5) Pin Schematics - MSP430G2230




Figure 25.


Table 18. Port P1 (P1.5) Pin Functions - MSP430G2230

PIN NAME	x	FUNCTION		CONTROL BITS AND SIGNALS ⁽¹⁾						
(P1.x)			P1DIR.x	P1SEL.x	USIP.x	ADC10AE.x (INCH.y = 1)	INCHx			
P1.5/		P1.x (I/O)	I: 0; O: 1	0	0	0	X			
TA0.0/	_	TA0.0	1	1	0	0	X			
SCLK/	5	SCLK	Х	Х	1	Х	X			
A5		A5	X	X	X	1 (y = 5)	5			

(1) X = don't care




Port P1 (P1.6 and 1.7) Pin Schematic - MSP430G2230



USI in I2C mode: Output driver drives low level only.

Figure 26.





USI in I2C mode: Output driver drives low level only.

Figure 27.

Table 19. Port P1 (P1.6 and P1.7) Pin Functions - MSP430G2230

PIN NAME (P1.x)	x		CONTROL BITS AND SIGNALS ⁽¹⁾							
		FUNCTION	P1DIR.x	P1SEL.x	USIP.x	ADC10AE.x (INCH.y = 1)				
P1.6/		P1.x (I/O)	I: 0; O: 1	0	0	0				
TA0.1/		TA0.CCI1A	0	1	0	0				
		TA0.1	1	1	0	0				
SDO/	6	SPI Mode	from USI	1	1	0				
SCL/		I2C Mode	from USI	1	1	0				
A6		A6	Х	Х	0	1 (y = 6)				
P1.7/		P1.x (I/O)	I: 0; O: 1	0	0	0				
SDI/	_	SDI	Х	1	1	0				
SDA/	7	SDA	Х	1	1	0				
A7		A7	Х	X	0	1 (y = 7)				

(1) X = don't care



REVISION HISTORY

Literature Number	Comments
SLAS753	Production Data release
SLAS753A	Changed Table 11. Added Table 12.
SLAS753B	Corrected "Basic Clock Module Configurations" list in 特性. Added note to TC _{REF+} in 10-Bit ADC, Built-In Voltage Reference (MSP430G2230 Only).
SLAS753C	Added Flash Memory.
SLAS753D	Table 15, Removed ADC10AE.x column and removed A2 and A5 rows (no ADC on this device). Table 18, Added USIP.x column. Table 19, Added "(INCH.y = 1)" to ADC10AE.x column header.
SLAS753E	Recommended Operating Conditions, Added test conditions for typical values. POR and BOR, Added note (2).

www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
MSP430G2210ID	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	G2210
MSP430G2210ID.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	G2210
MSP430G2210IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	G2210
MSP430G2210IDR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	G2210
MSP430G2230ID	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	G2230
MSP430G2230ID.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	G2230
MSP430G2230IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	G2230
MSP430G2230IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	G2230

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430G2230:

● Enhanced Product: MSP430G2230-EP


NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	MSP430G2210IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ı	MSP430G2230IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430G2210IDR	SOIC	D	8	2500	353.0	353.0	32.0
MSP430G2230IDR	SOIC	D	8	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MSP430G2210ID	D	SOIC	8	75	506.6	8	3940	4.32
MSP430G2210ID.B	D	SOIC	8	75	506.6	8	3940	4.32
MSP430G2230ID	D	SOIC	8	75	506.6	8	3940	4.32
MSP430G2230ID.A	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月