

MSP430F2132-EP

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

混合信号微控制器

特性

- 低电源电压范围: 1.8V 至 3.6V
- 超低功耗
 - 激活模式: 250µA(在 1MHz 频率和 2.2V 电压 条件下)
 - 待机模式: 0.7µA
 - 关闭模式 (RAM 保持): 0.1µA
- 可在不到 1µs 的时间里超快速地从待机模式唤醒
- 16 位精简指令集 (RISC) 架构, 62.5ns 指令周期时间
- 基本时钟模块配置
 - 高达 16MHz 的内部频率并具有 4 个精度为 ±1% 的校准频率
 - 内部超低功耗低频振荡器
 - 32kHz 晶振 ⁽¹⁾
 - 高达 16MHz 的高频 (HF) 晶振
 - 谐振器
 - 外部数字时钟源
 - 外部电阻器
- 配有 3 个捕获/比较寄存器的 16 位 Timer0_A3
- 具有 2 个捕捉/比较寄存器的 16 位 Timer1_A2
- 用于模拟信号比较功能或者斜率模数 (A/D) 转换的 片载比较器
- 具有内部基准、采样保持、自动扫描和数据传输控制器的 10 位 200ksps (A/D) 转换器
- (1) 晶体振荡器不能在超过 105℃ 的环境中运行。

- 通用串行通信接口
 - 支持自动波特率检测 (LIN) 的增强型通用异步收 发器 (UART)
 - IrDA 编码器和解码器
 - 同步 SPI
 - I²C[™]
- 欠压检测器
- 串行板上编程、无需外部编程电压、由安全熔丝 (Security Fuse) 实现的可编程代码保护
- 引导加载程序
- 片上仿真模块
- 8KB+256B 闪存存储器
- 512B RAM
- 采用 32 引脚四方扁平无引线 (QFN)(RHB) 封装
- 如需了解完整的模块说明,请参阅《*MSP430x2xx* 系列用户指南》,文献编号SLAU144

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装和测试场所
- 一个制造场所
- 支持扩展(-40°C 至 125°C)温度范围⁽²⁾
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性
- (2) 可定制工作温度范围

说明

MSP430F2132 是一款超低功耗微控制器。 这种架构与 5 种低功耗模式相组合,专为在便携式测量应用中延长电 池使用寿命而优化。 该器件具有一个强大的 16 位 RISC CPU, 16 位寄存器和有助于获得最大编码效率的常数发 生器。 数字控制振荡器 (DCO) 可在不到 1µs 的时间里完成从低功耗模式至运行模式的唤醒。

MSP430F2132 有两个内置的 16 位定时器、一个具有集成基准和数据传输控制器 (DTC) 的快速 10 位模数转换器、一个比较器,由通用串行通信接口实现的内置通信能力,以及多达 24 个输入输出 (I/O) 引脚。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MSP430F2132-EP



ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

www.ti.com.cn



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER			
-40°C to 125°C	QFN (RHB)	MSP430F2132QRHBTEP	F2132QRHBEP	V62/13624			

Table 1. ORDERING INFORMATION⁽¹⁾

 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Development Tool Support

All MSP430 microcontrollers include an Embedded Emulation Module (EEM) that allows advanced debugging and programming through easy-to-use development tools. Recommended hardware options include:

- Debugging and Programming Interface
 - MSP-FET430UIF (USB)
 - MSP-FET430PIF (Parallel Port)
- Debugging and Programming Interface with Target Board
 - MSP-FET430U28 (PW package)
- Production Programmer
 - MSP-GANG430

Device Pinout, RHB Package





www.ti.com.cn

Functional Block Diagram



MSP430F2132-EP

ZHCSBA1A – JULY 2013 – REVISED AUGUST 2013

www.ti.com.cn

NSTRUMENTS

Texas

Table 2. Terminal Functions

TERMINAL			DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
			General-purpose digital I/O pin		
			Timer0_A3, clock signal TACLK input		
P1.0/TACLK/ADC10CLK/CAOUT	21	I/O	Timer1_A2, clock signal TACLK input		
			ADC10, conversion clock		
			Comparator_A+ output		
			General-purpose digital I/O pin		
P1.1/TA0.0/TA1.0	22	I/O	Timer0_A3, capture: CCI0A input, compare: Out0 Output		
			Timer1_A2, capture: CCI0A input		
P1 2/TA0 1	23	1/0	General-purpose digital I/O pin		
	20	1/0	Timer0_A3, capture: CCI1A input, compare: Out1 Output		
P1 3/TA0 2	24	1/0	General-purpose digital I/O pin		
	27	1/0	Timer0_A3, capture: CCI2A input, compare: Out2 Output		
			General-purpose digital I/O pin		
P1.4/SMCLK/TCK	25	I/O	SMCLK signal output		
			Test Clock input for device programming and test		
			General-purpose digital I/O pin		
P1.5/TA0.0/TMS	26	I/O	Timer0_A3, compare: Out0 Output		
			JTAG test mode select, input terminal for device programming and test		
			General-purpose digital I/O pin		
P1.6/TA0.1/TDI/TCLK	27	7 I/O Timer0_A3, compare: Out1 Output			
			'O Timer0_A3, compare: Out0 Output JTAG test mode select, input terminal for device programming and test General-purpose digital I/O pin 'O Timer0_A3, compare: Out1 Output JTAG test data input or test clock input in programming an test General-purpose digital I/O pin 'O Timer0_A3, compare: Out2 Output JTAG test data input or test clock input in programming an test 'O Timer0_A3, compare: Out2 Output JTAG test data output terminal or test data input in programming an test Ceneral-purpose digital I/O pin		
			General-purpose digital I/O pin		
P1.7/TA0.2/TDO/TDI	28	I/O	Timer0_A3, compare: Out2 Output		
			JTAG test data output terminal or test data input in programming an test		
		1/0	General-purpose digital I/O pin		
	6		ACLK signal output		
	Ū	1/0	ADC10 analog input A0		
			Comparator_A+ input		
			General-purpose digital I/O pin		
			SMCLK signal output		
P2 1/TAINCI K/SMCI K/A1/CA3	7	1/0	Timer0_A3, clock signal TACLK input		
		1,0	DESCRIPTION General-purpose digital I/O pin Timer0_A3, clock signal TACLK input Timer1_A2, clock signal TACLK input ADC10, conversion clock Comparator_A+ output General-purpose digital I/O pin Timer0_A3, capture: CCI0A input, compare: Out0 Output Timer0_A3, capture: CCI0A input, compare: Out1 Output General-purpose digital I/O pin Timer0_A3, capture: CCI2A input, compare: Out2 Output General-purpose digital I/O pin Timer0_A3, capture: CCI2A input, compare: Out2 Output General-purpose digital I/O pin Timer0_A3, capture: CCI2A input, compare: Out2 Output General-purpose digital I/O pin Timer0_A3, compare: Out0 Output JTAG test mode select, input terminal for device programming and test General-purpose digital I/O pin Timer0_A3, compare: Out1 Output JTAG test data input or test clock input in programming an test General-purpose digital I/O pin Timer0_A3, compare: Out2 Output JTAG test data output terminal or test data input in programming an test General-purpose digital I/O pin Timer0_A3, clock signal TACLK input Timer0_A3, clock signal TACLK input		
			ADC10 analog input A1		
			Comparator_A+ input		
			General-purpose digital I/O pin		
			Timer0_A3, capture: CCI0B input, compare: Out0 Output		
P2.2/TA0.0/A2/CA4/CAOUT	8	I/O	I/O DESCRIPTION General-purpose digital I/O pin Timer0_A3, clock signal TACLK input Import Tack (The particular) I/O Timer1_A2, clock signal TACLK input ADC10, conversion clock Comparator_A+ output General-purpose digital I/O pin General-purpose digital I/O pin I/O Timer0_A3, capture: CC10A input, compare: Out0 Output I/O General-purpose digital I/O pin I/O SMCLK signal output Test Clock input for device programming and test General-purpose digital I/O pin I/O Timer0_A3, compare: Out1 Output JTAG test mode select, input terminal for device programming and test General-purpose digital I/O pin I/O Timer0_A3, compare: Out1 Output JTAG test data input or test clock input in programming an test General-purpose digital I/O pin I/O Timer0_A3, compare: Out2 Output JTAG test data output terminal or test data input in programming an test		
			Comparator_A+ input		
			Comparator_A+ output		
			General-purpose digital I/O pin		
P2.3/TA0.1/A3/Vpcc //epcc /CA0	18	1/0	Timer0_A3, compare: Out1 Output		
		., C	ADC10 analog input A3 / negative reference		
			Comparator_A+ input		



MSP430F2132-EP

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

www.ti.com.cn

Table 2. Terminal Functions (continued)

TERMINAL			DECODIDION			
NAME	NO.	1/0	DESCRIPTION			
			General-purpose digital I/O pin			
P2 4/TA0 2/A4// //A /CA1	19 Timer0_A3, compare: Out2 Output		Timer0_A3, compare: Out2 Output			
F 2.4/ TAO.2/A4/ V REF+/ V CREF+/ CA T	19	1/0	ADC10 analog input A4 / positive reference			
			Comparator_A+ input			
			Input terminal of crystal oscillator			
XIN/P2.6/CA6	3	I/O	General-purpose digital I/O pin			
			Comparator_A+ input			
			Output terminal of crystal oscillator			
XOUT/P2.7/CA7	2	I/O	General-purpose digital I/O pin			
			DESCRIPTION neral-purpose digital I/O pin nero_A3, compare: Out2 Output C10 analog input A4 / positive reference mparator_A+ input ut terminal of crystal oscillator neral-purpose digital I/O pin mparator_A+ input tput terminal of crystal oscillator neral-purpose digital I/O pin mparator_A+ input reral-purpose digital I/O pin mparator_A+ input c10 analog input A5 neral-purpose digital I/O pin c1_B0 slave transmit enable/USCI_A0 clock input/output C10 analog input A5 neral-purpose digital I/O pin c3CI_B0 slave out/master in (SPI mode), SDA I2C data (I2C mode) neral-purpose digital I/O pin c3CI_B0 slave out/master in (SPI mode), SCL I2C clock (I2C mode) neral-purpose digital I/O pin c3CI_B0 clock input/output, USCI_A0 slave transmit enable neral-purpose digital I/O pin c3CI_B0 clock input/output, USCI_A0 slave transmit enable neral-purpose digital I/O pin c3CI_B0 clock input/output, USCI_A0 slave transmit enable neral-purpose digital I/O pin c3CI_B0 clock input/output, USCI_A0 slave transmit enable neral-purpose digital I/O pin c3CI_B0 clock input/output, USCI_A0 slave transmit enable neral-purpose digital I/O pin c3CI_A0 transmit data output in UART mode, slave data in/master out in 1 mode neral-purpose digital I/O pin c3CI_A0 receive data input (UART mode), slave data out/master in c3CI analog input A5 neral-purpose digital I/O pin ner1_A2, capture: CCI0B input, compare: Out0 Output c3CI analog input A7 set or nonmaskable interrupt input y-Bi-Wire test data input/output during programming and test lects test mode for JTAG pins on Port 1. The device protection fuse is nected to TEST. neral-purpose digital I/O pin ut for external resistor defining the DCO nominal frequency mparator_A+ input gital supply voltage gital supply v			
			General-purpose digital I/O pin			
P3.0/UCB0STE/UCA0CLK/A5	9	I/O	USCI_B0 slave transmit enable/USCI_A0 clock input/output			
			ADC10 analog input A5			
	10	1/0	General-purpose digital I/O pin			
	10	1/0	USCI_B0 slave in/master out (SPI mode), SDA I2C data (I2C mode)			
P3 2/UCB0SOMI/UCB0SCI	11	General-purpose digital I/O pin	General-purpose digital I/O pin			
	11	1/0	USCI_B0 slave out/master in (SPI mode), SCL I2C clock (I2C mode)			
P3 3/UCBOCI K/UCAOSTE	12	1/0	General-purpose digital I/O			
	12	1/0	USCI_B0 clock input/output, USCI_A0 slave transmit enable			
			General-purpose digital I/O pin			
P3.4/UCA0TXD/UCA0SIMO	13 I/O USCI_A0 transmit data output in UART mode, slave SPI mode		USCI_A0 transmit data output in UART mode, slave data in/master out in SPI mode			
			General-purpose digital I/O pin			
P3.5/UCA0RXD/UCA0SOMI	14	I/O	USCI A0 receive data input (UART mode), slave data out/master in			
			(SPI mode)			
			General-purpose digital I/O pin			
P3.6/TA1.0/A6	15 I/O Timer1_A2, capture: CCI0B input, compa		Timer1_A2, capture: CCI0B input, compare: Out0 Output			
			ADC10 analog input A6			
			General-purpose digital I/O pin			
P3.7/TA1.1/A7	16	I/O	Timer1_A2, capture: CCI1A input, compare: Out1 Output			
			ADC10 analog input A7			
	5	1	Reset or nonmaskable interrupt input			
	5	1	Spy-Bi-Wire test data input/output during programming and test			
TEST/SBWTCK	29	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.			
			General-purpose digital I/O pin			
P2.5/R _{OSC} /CA5	32	I/O	Input for external resistor defining the DCO nominal frequency			
			Comparator_A+ input			
DV _{CC}	30		Digital supply voltage			
DV _{SS}	1		Digital supply voltage			
NC	4, 17, 20, 31		Not connected internally. Connection to V_{SS} is recommended.			
QFN Pad	Pad		QFN package pad (RHB, RTV packages). Connection to DV_{SS} is recommended.			

SHORT-FORM DESCRIPTION

CPU

The MSP430F2132 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.

Program Counte	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generat	or CG2/R3
General-Purpose Reg	jister R4
General-Purpose Reg	jister R5
General-Purpose Reg	jister R6
General-Purpose Reg	jister R7
General-Purpose Reg	jister R8
General-Purpose Reg	jister R9
General-Purpose Reg	jister R10
General-Purpose Reg	jister R11
General-Purpose Reg	jister R12
General-Purpose Reg	jister R13
General-Purpose Reg	jister R14
General-Purpose Reg	gister R15

Table 3. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	$R4 + R5 \rightarrow R5$
Single operands, destination only	CALL R8	$PC \to (TOS), R8 \to PC$
Relative jump, unconditional or conditional	JNE	Jump-on-equal bit = 0

	Table 4. Address Mode D	escriptions
- (2)		

ADDRESS MODE	S ⁽¹⁾	D ⁽²⁾	SYNTAX	EXAMPLE	OPERATION
Register	1	✓	MOV Rs,Rd	MOV R10,R11	$R10 \rightarrow R11$
Indexed	1	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$
Symbolic (PC relative)	1	✓	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	1	√	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	1		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	~		MOV @Rn+,Rm	MOV @R10+,R11	$\begin{array}{l} M(R10) \rightarrow R11 \\ R10 + 2 \rightarrow R10 \end{array}$
Immediate	\checkmark		MOV #X,TONI	MOV #45,TONI	#45 \rightarrow M(TONI)

(1) S = source

(2) D = destination

6



www.ti.com.cn



Operating Modes

The MSP430F2132 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active.
- Low-power mode 0 (LPM0)
 - CPU is disabled.
 - ACLK and SMCLK remain active. MCLK is disabled.
- Low-power mode 1 (LPM1)
 - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled.
 - DCO dc-generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
 - CPU is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator remains enabled.
 - ACLK remains active.
- Low-power mode 3 (LPM3)
 - CPU is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator is disabled.
 - ACLK remains active.
- Low-power mode 4 (LPM4)
 - CPU is disabled.
 - ACLK is disabled.
 - MCLK and SMCLK are disabled.
 - DCO dc-generator is disabled.
 - Crystal oscillator is stopped.



Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0xFFFF to 0xFFC0. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0xFFFE) contains 0xFFFF (for example, if flash is not programmed), the CPU goes into LPM4 immediately after power up.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY					
Power-up	PORIFG								
External reset	RSTIFG			31, highest					
Watchdog	WDTIFG	Reset	0xFFFE						
Flash key violation	KEYV ⁽¹⁾								
PC out of range ⁽²⁾									
NMI	NMIIFG	(Non)maskable							
Oscillator fault	OFIFG	(Non)maskable	0xFFFC	30					
Flash memory access violation	ACCVIFG ⁽¹⁾⁽³⁾	(Non)maskable							
Timer1_A2	TA1CCR0 CCIFG ⁽⁴⁾	Maskable	0xFFFA	29					
Timor1 A2	TA1CCR1 CCIFG,	Maskabla		28					
	TA1CTL TAIFG ⁽¹⁾⁽⁴⁾	WIdSkable	Maskable UXFFF8						
Comparator_A+	CAIFG	Maskable	0xFFF6	27					
Watchdog timer	WDTIFG	Maskable	0xFFF4	26					
Timer0_A3	TA0CCR0 CCIFG ⁽⁴⁾	Maskable	0xFFF2	25					
	TA0CCR1 CCIFG,			24					
Timer0_A3	TA0CCR2 CCIFG,	Maskable	0xFFF0						
	TA0CTL TAIFG ⁽¹⁾⁽⁴⁾								
USCI_A0/USCI_B0 receive	UCA0RXIFG,	Maskable	0xFFEE	22					
USCI_B0 I2C status	UCB0RXIFG ⁽¹⁾⁽⁵⁾	IVIASKADIE		23					
USCI_A0/USCI_B0 transmit	UCA0TXIFG,	Maakabla		22					
USCI_B0 I2C receive/transmit	UCB0TXIFG ⁽¹⁾⁽⁶⁾	Maskable	UXFFEG	22					
ADC10	ADC10IFG ⁽⁴⁾	Maskable	0xFFEA	21					
			0xFFE8	20					
I/O port P2 (eight flags)	P2IFG.0 to P2IFG.7 ⁽¹⁾⁽⁴⁾	Maskable	0xFFE6	19					
I/O port P1 (eight flags)	P1IFG.0 to P1IFG.7 ⁽¹⁾⁽⁴⁾	Maskable	0xFFE4	18					
			0xFFE2	17					
			0xFFE0	16					
See ⁽⁷⁾			0xFFDE	15					
See ⁽⁸⁾			0xFFDC to 0xFFC0	14 to 0, lowest					

Table 5. Interrupt Vector Addresses

(1) Multiple source flags

(2) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0x0000 to 0x01FF) or from within unused address range.

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG

(7) This location is used as bootstrap loader security key (BSLSKEY).

A 0xAA55 at this location disables the BSL completely. A zero (0x0) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0xFFDC to 0xFFC0 are not used in this device and can be used for regular program code if necessary.



Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend

rw	Bit can be read and written.
rw-0, 1	Bit can be read and written. It is Reset or Set by PUC.
rw-(0), (1)	Bit can be read and written. It is Reset or Set by POR.
	SFR bit is not present in device.

Table 6. Interrupt Enable 1

Address	7	6	5	4	3	2	1	0
00h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE	Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval timer mode.
OFIE	Oscillator fault interrupt enable
NMIIE	(Non)maskable interrupt enable
ACCVIE	Flash access violation interrupt enable

Table 7. Interrupt Enable 2

Address	7	6	5	4	3	2	1	0
01h					UCB0TXIE	UCBORXIE	UCA0TXIE	UCA0RXIE
					rw-0	rw-0	rw-0	rw-0
UCA0RXIE								
UCA0TXIE	XIE USCI_A0 transmit-interrupt enable							
UCB0RXIE	USCI_B0 recei	ve-interrupt ena	able					
UCB0TXIE	USCI_B0 trans	mit-interrupt en	able					

Table 8. Interrupt Flag Register 1

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)
WDTIFG	Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V_{CC} power-up or a reset condition at \overline{RST}/NMI pin in reset mode.							
OFIFG	Flag set on oscillator fault							
RSTIFG	External reset interrupt flag. Set on a reset condition at \overline{RST}/NMI pin in reset mode. Reset on V _{CC} power up.							
PORIFG	Power-on reset interrupt flag. Set on V_{CC} power up.							
NMIIFG	Set via RST/NMI pin							

Table 9. Interrupt Flag Register 2

Address	7	6	5	4	3	2	1	0
03h					UCB0TXIFG	UCB0RXIFG	UCA0TXIFG	UCA0RXIFG
					rw-1	rw-0	rw-1	rw-0
UCA0RXIFG	USCI_A0 receiv	ve-interrupt flag						
UCA0TXIFG	USCI_A0 transmit-interrupt flag							
UCB0RXIFG	USCI_B0 receiv	ve-interrupt flag						
UCB0TXIFG	USCI_B0 transi	mit-interrupt flag]					



Memory Organization

		MSP430F2112	MSP430F2122	MSP430F2132	
Memory	Size	2 KB	4 KB	8 KB	
Main: interrupt vector	Flash	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	
Main: code memory	Flash	0xFFFF to 0xF800	0xFFFF to 0xF000	0xFFFF to 0xE000	
Information memory	Size	256 Byte	256 Byte	256 Byte	
	Flash	0x10FFh to 0x1000	0x10FFh to 0x1000	0x10FFh to 0x1000	
Boot memory	Size	1 KB	1 KB	1 KB	
	ROM	0x0FFF to 0x0C00	0x0FFF to 0x0C00	0x0FFF to 0x0C00	
RAM	Size	256 B	512 Byte	512 Byte	
		0x02FF to 0x0200	0x03FF to 0x0200	0x03FF to 0x0200	
Peripherals	16-bit	0x01FF to 0x0100	0x01FF to 0x0100	0x01FF to 0x0100	
	8-bit	0x00FF to 0x0010	0x00FF to 0x0010	0x00FF to 0x0010	
	8-bit SFR	0x000F to 0x0000	0x000F to 0x0000	0x000F to 0x0000	

Table 10. Memory Organization

Bootstrap Loader (BSL)

The MSP430F2132 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430F2132 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the *MSP430 Programming Via the Bootstrap Loader User's Guide* (SLAU319).

Table 11. BSL Function Pins

BSL FUNCTION	PW PACKAGE PINS	RHB, RTV PACKAGE PINS
Data transmit	22 - P1.1	22 - P1.1
Data receive	10 - P2.2	8 - P2.2

Flash Memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is required.



www.ti.com.cn Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x2xx Family User's Guide* (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, a high-frequency crystal, or the internal verylow-power LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value (TLV) structure.

NAME	ADDRESS	VALUE	DESCRIPTION
TAG_DCO_30	0x10F6	0x01	DCO frequency calibration at V_{CC} = 3 V and T_A = 30°C at calibration
TAG_ADC10_1	0x10DA	0x08	ADC10_1 calibration tag
TAG_EMPTY	-	0xFE	Identifier for empty memory areas

Table 12. Tags Used by the ADC Calibration Tags

Table 13. Labels Used by the ADC Calibration Tags

LABEL	CONDITION AT CALIBRATION / DESCRIPTION	SIZE	ADDRESS OFFSET
CAL_ADC_25T85	INCHx = 0x1010, REF2_5 = 1, T _A = 85°C	word	0x0010
CAL_ADC_25T30	INCHx = 0x1010, REF2_5 = 1, T _A = 30°C	word	0x000E
CAL_ADC_25VREF_FACTOR	REF2_5 = 1, $T_A = 30^{\circ}C$, $I_{VREF+} = 1 \text{ mA}$	word	0x000C
CAL_ADC_15T85	INCHx = 0x1010, REF2_5 = 0, T _A = 85°C	word	0x000A
CAL_ADC_15T30	INCHx = 0x1010, REF2_5 = 0, T _A = 30°C	word	0x0008
CAL_ADC_15VREF_FACTOR	REF2_5 = 0, $T_A = 30^{\circ}$ C, $I_{VREF+} = 0.5$ mA	word	0x0006
CAL_ADC_OFFSET	External V_{REF} = 1.5 V, $f_{ADC10CLK}$ = 5 MHz	word	0x0004
CAL_ADC_GAIN_FACTOR	External V_{REF} = 1.5 V, $f_{ADC10CLK}$ = 5 MHz	word	0x0002
CAL_BC1_1MHz	-	byte	0x0009
CAL_DCO_1MHz	-	byte	0x0008
CAL_BC1_8MHz	-	byte	0x0007
CAL_DCO_8MHz	-	byte	0x0006
CAL_BC1_12MHz	-	byte	0x0005
CAL_DCO_12MHz	-	byte	0x0004
CAL_BC1_16MHz	-	byte	0x0003
CAL_DCO_16MHz	-	byte	0x0002



Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are three 8-bit I/O ports implemented—ports P1, P2, and P3:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all eight bits of port P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup or pulldown resistor.

The MSP430F2132 provides up to 24 total port I/O pins available externally. See the device pinout for more information.

Watchdog Timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

ADC10

The ADC10 module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling allowing ADC samples to be converted and stored without any CPU intervention.

Comparator_A+

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.



Timer0_A3

Timer0_A3 is a 16-bit timer/counter with three capture/compare registers. Timer0_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPUT PIN NUMBER		DEVICE INPUT	T MODULE	MODULE	MODULE	OUTPUT PIN NUMBER	
PW	RHB, RTV	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW	RHB, RTV
21 - P1.0	21 - P1.0	TACLK	TACLK	Timer	NA		
		ACLK	ACLK				
		SMCLK	SMCLK				
9 - P2.1	7 - P2.1	TAINCLK	INCLK				
22 - P1.1	22 - P1.1	TA0	CCI0A	CCR0	TA0	22 - P1.1	22 - P1.1
10 - P2.2	8 - P2.2	TA0	CCI0B			26 - P1.5	26 - P1.5
		DV _{SS}	GND			10 - P2.2	8 - P2.2
		DV _{CC}	V _{CC}			ADC10 (internal)	ADC10 (internal)
23 - P1.2	23 - P1.2	TA1	CCI1A	CCR1	TA1	23 - P1.2	23 - P1.2
		CAOUT (internal)	CCI1B			27 - P1.6	27 - P1.6
		DV _{SS}	GND			19 - P2.3	18 - P2.3
		DV _{CC}	V _{CC}			ADC10 (internal)	ADC10 (internal)
24 - P1.3	24 - P1.3	TA2	CCI2A	CCR2	TA2	24 - P1.3	24 - P1.3
		ACLK (internal)	CCI2B			28 - P1.7	28 - P1.7
		DV _{SS}	GND			20 - P2.4	19 - P2.4
		DV _{CC}	V _{CC}			ADC10 (internal)	ADC10 (internal)

Table 14. Timer0_A3 Signal Connections



Timer1_A2

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

Timer1_A2 is a 16-bit timer/counter with two capture/compare registers. Timer1_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer1_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPUT PIN NUMBER		DEVICE INPUT			MODULE	OUTPUT PIN NUMBER	
PW	RHB, RTV	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW	RHB, RTV
21 - P1.0	21 - P1.0	TACLK	TACLK	Timer	NA		
		ACLK	ACLK				
		SMCLK	SMCLK				
9 - P2.1	7 - P2.1	TAINCLK	INCLK				
22 - P1.1	22 - P1.1	TA0	CCI0A	CCR0	TA0	17 - P3.6	15 - P3.6
17 - P3.6	15 - P3.6	TA0	CCI0B				
		DV _{SS}	GND				
		DV _{CC}	V _{CC}				
18 - P3.7	16 - P3.7	TA1	CCI1A	CCR1	TA1	18 - P3.7	16 - P3.7
		CAOUT (internal)	CCI1B				
		DV _{SS}	GND				
		DV _{CC}	V _{CC}				

	Table 15.	Timer1	A2 Signal	Connections
--	-----------	--------	-----------	-------------

Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI_B0 provides support for SPI (3 or 4 pin) and I2C.



www.ti.com.cn

Peripheral File Map

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
ADC10	ADC data transfer start address	ADC10SA	0x01BC
	ADC memory	ADC10MEM	0x01B4
	ADC control register 1	ADC10CTL1	0x01B2
	ADC control register 0	ADC10CTL0	0x01B0
	ADC analog enable 0	ADC10AE0	0x004A
	ADC analog enable 1	ADC10AE1	0x004B
	ADC data transfer control register 1	ADC10DTC1	0x0049
	ADC data transfer control register 0	ADC10DTC0	0x0048
Timer0_A3	Capture/compare register	TA0CCR2	0x0176
	Capture/compare register	TA0CCR1	0x0174
	Capture/compare register	TA0CCR0	0x0172
	Timer0_A3 register	TAOR	0x0170
	Capture/compare control	TA0CCTL2	0x0166
	Capture/compare control	TA0CCTL1	0x0164
	Capture/compare control	TA0CCTL0	0x0162
	Timer0_A3 control	TA0CTL	0x0160
	Timer0_A3 interrupt vector	TA0IV	0x012E
Timer1_A2	Capture/compare register	TA1CCR1	0x0194
	Capture/compare register	TA1CCR0	0x0192
	Timer1_A2 register	TA1R	0x0190
	Capture/compare control	TA1CCTL1	0x0184
	Capture/compare control	TA1CCTL0	0x0182
	Timer1_A2 control	TA1CTL	0x0180
	Timer1_A2 interrupt vector	TA1IV	0x011E
Flash Memory	Flash control 3	FCTL3	0x012C
	Flash control 2	FCTL2	0x012A
	Flash control 1	FCTL1	0x0128
Watchdog Timer+	Watchdog/timer control	WDTCTL	0x0120

Table 16. Peripherals With Word Access

Table 17. Peripherals With Byte Access

MODULE	REGISTER NAME	SHORT NAME	ADDRESS OFFSET
USCI_B0	USCI_B0 transmit buffer	UCB0TXBUF	0x06F
	USCI_B0 receive buffer	UCB0RXBUF	0x06E
	USCI_B0 status	UCB0STAT	0x06D
	USCI B0 I2C Interrupt enable	UCB0CIE	0x06C
	USCI_B0 bit rate control 1	UCB0BR1	0x06B
	USCI_B0 bit rate control 0	UCB0BR0	0x06A
	USCI_B0 control 1	UCB0CTL1	0x069
	USCI_B0 control 0	UCB0CTL0	0x068
	USCI_B0 I2C slave address	UCB0SA	0x011A
	USCI_B0 I2C own address	UCB0OA	0x0118



www.ti.com.cn

			ADDRESS OFFSET
			0x0067
			0x0066
			0x0065
	USCI_A0 modulation control		0x0064
	USCI_A0 houd rate control 1		0x0004
			0x0003
			0x0002
			0x0060
			0x0055
			0x005F
	USCI_A0 auto baud rate control		0x005D
Comparator A+	Comparator A port disable		0x005B
Comparator_A+	Comparator_A control 2		0x0058
	Comparator_A control 1		0x005A
Basic Clock System+	Basic clock system control 3	BCSCTL3	0x0053
Dasic Clock System	Basic clock system control 2	BCSCTL2	0x0055
	Basic clock system control 1	BCSCTL2	0x0050
	DCO clock frequency control		0x0056
Port P3	Port P3 resistor enable	P3REN	0x0030
	Port P3 selection	P3SEI	0x0018
	Port P3 direction	P3DIR	0x001A
	Port P3 output	P3OUT	0x0019
	Port P3 input	P3IN	0x0018
Port P2	Port P2 selection 2	P2SEL2	0x0042
	Port P2 resistor enable	P2REN	0x002F
	Port P2 selection	P2SEL	0x002E
	Port P2 interrupt enable	P2IE	0x002D
	Port P2 interrupt edge select	P2IES	0x002C
	Port P2 interrupt flag	P2IFG	0x002B
	Port P2 direction	P2DIR	0x002A
	Port P2 output	P2OUT	0x0029
	Port P2 input	P2IN	0x0028
Port P1	Port P1 selection 2 register	P1SEL2	0x0041
	Port P1 resistor enable	P1REN	0x0027
	Port P1 selection	P1SEL	0x0026
	Port P1 interrupt enable	P1IE	0x0025
	Port P1 interrupt edge select	P1IES	0x0024
	Port P1 interrupt flag	P1IFG	0x0023
	Port P1 direction	P1DIR	0x0022
	Port P1 output	P1OUT	0x0021
	Port P1 input	P1IN	0x0020
Special Function	SFR interrupt flag 2	IFG2	0x0003
	SFR interrupt flag 1	IFG1	0x0002
	SFR interrupt enable 2	IE2	0x0001
	SFR interrupt enable 1	IE1	0x0000

Table 17. Peripherals With Byte Access (continued)



www.ti.com.cn

Absolute Maximum Ratings⁽¹⁾

-			
Voltage applied at V_{CC} to V_{SS}	Voltage applied at V_{CC} to V_{SS}		
Voltage applied to any pin ⁽²⁾		-0.3 V to V _{CC} + 0.3 V	
Diode current at any device terminal	±2 mA		
Change to magnetize T (3)	Unprogrammed device	-55°C to 150°C	
Storage temperature, 1 _{stg}	Programmed device	-55°C to 150°C	

(1) Stresses beyond those listed under *absolute maximum ratingsmay* cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

(3) Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.



- A. See data sheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 110°C junction temperature (does not include package interconnect life).
- C. The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

Figure 1. Operating Life Derating Chart



www.ti.com.cn

THERMAL INFORMATION

		MSP430F2132-EP	
	THERMAL METRIC ⁽¹⁾	RHB	UNITS
		32 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	33.2	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	24.3	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	7.3	°C ///
ΨJT	Junction-to-top characterization parameter ⁽⁵⁾	0.3	°C/W
ΨJB	Junction-to-board characterization parameter ⁽⁶⁾	7.3	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	2.3	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Recommended Operating Conditions⁽¹⁾

			MIN	NOM MAX	UNIT
V		During program execution	1.8	3.6	V
VCC	Supply voltage, $AV_{CC} = DV_{CC} = V_{CC}$	During flash memory programming	2.2	3.6	v
V _{SS}	Supply voltage	$AV_{SS} = DV_{SS} = V_{SS}$	0	(V
т	Operating free-air temperature	I version	-40	85	°C
I A		Q version	-40	125	C
	Processor frequency (maximum MCLK	V_{CC} = 1.8 V, Duty cycle = 50% ±10%	dc	6	
f _{SYSTEM}	frequency) ⁽²⁾⁽¹⁾ (see Figure 2)	V_{CC} = 2.7 V, Duty cycle = 50% ±10%	dc	12	MHz
		$V_{CC} \ge 3.3 \text{ V}$, Duty cycle = 50% ±10%	dc	16	

(1) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.

(2) The MSP430F2132 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.



ZHCSBA1A-JULY 2013-REVISED AUGUST 2013



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 2. Operating Area

EXAS **ISTRUMENTS**

www.ti.com.cn

Active Mode Supply Current (into $\mathsf{DV}_{\mathsf{CC}}$ + $\mathsf{AV}_{\mathsf{CC}}$) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾⁽²⁾

F	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT	
I _{AM,1MHz}	Active mode (AM) current (1 MHz)			2.2 V 3 V		250 350	345 455	μA	
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$		2.2 V		220			
Active mode (AM) I _{AM,1MHz} Current (1 MHz) C O	$ \begin{array}{l} f_{ACLK} = 32768 \mbox{ Hz}, \\ \mbox{Program executes in RAM,} \\ \mbox{BCSCTL1} = CALBC1_1MHZ, \\ \mbox{DCOCTL} = CALDCO_1MHZ, \\ \mbox{CPUOFF} = 0, \mbox{SCG0} = 0, \mbox{SCG1} = 0, \\ \mbox{OSCOFF} = 0 \end{array} $		3 V		300		μA		
		f _{MCLK} = f _{SMCLK} = f _{ACLK} = 32768 Hz / 8	$f_{MCLK} = f_{SMCLK} = f_{ACLK} = 32768 \text{ Hz} / 8$	-40°C to 85°C	2.2.1/		2	5	
		= 4096 Hz,	125°C	2.2 V			7		
1	Active mode (AM)	Program executes in flash,	-40°C to 85°C			3	7		
I _{AM,4kHz}	current (4 kHz)	SELMx = 11, SELS = 1, DIVMx = DIVSx = DIVAx = 11, CPUOFF = 0, SCG0 = 1, SCG1 = 0, OSCOFF = 0	125°C	3 V			10		
		$f_{MCLK} = f_{SMCLK} = f_{DCO(0,0)} \approx 100 \text{ kHz},$	-40°C to 85°C	0.0.1/		60	85	μA	
I _{AM,100kHz}	Active mode (AM)	Active mode (AM) $f_{ACLK} = 0$ Hz, $f_{ACLK} = 0$ Hz,	125°C	2.2 V			95		
	current (100 kHz)	current (100 kHz) Program executes in flash, RSELx = 0, DCOx = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 1	-40°C to 85°C	2.1/		72	95		
			125°C	3 V			105		

(1)

All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external (2) load capacitance is chosen to closely match the required 9 pF.



Typical Characteristics - Active-Mode Supply Current (Into $DV_{cc} + AV_{cc}$)



ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

Low-Power-Mode Supply Currents (Into V_{cc}) Excluding External Current ⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
		f _{MCLK} = 0 MHz,	-40°C to 85°C	2.2.1		55	66	
		$f_{SMCLK} = f_{DCO} = 1 \text{ MHz},$	105°C	2.2 V			68	
ILPM0, 1MHz	Low-power mode 0	$BCSCTL1 = CALBC1_1MHZ,$	-40°C to 85°C			70	83	μA
		$\begin{array}{l} DCOCTL = CALDCO_1MHZ,\\ CPUOFF = 1, \ SCG0 = 0, \ SCG1 = 0,\\ OSCOFF = 0 \end{array}$	105°C	3 V			90	
		$f_{MCLK} = 0 MHz,$	-40°C to 85°C	0.01/		33	42	
li pue	Low-power mode 0	$f_{SMCLK} = f_{DCO}(0, 0) \approx 100 \text{ kHz},$	125°C	2.2 V			46	μA
LPM0, 100kHz	(LPM0) current ⁽³⁾	RSELx = 0, DCOx = 0,	-40°C to 85°C			37	46	
		$CPUOFF = 1, SCG0 = 0, SCG1 = 0, \\OSCOFF = 1$	125°C	3 V			50	
		$f_{MCLK} = f_{SMCLK} = 0 MHz,$	-40°C to 85°C	221		20	25	
		$f_{DCO} = 1 \text{ MHz},$ $f_{AOUX} = 32768 \text{ Hz}$	125°C	2.2 V			29	
Low-power mode 2 (LPM2) current ⁽⁴⁾	$BCSCTL1 = CALBC1_1MHZ,$	-40°C to 85°C			22	27	μA	
		DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0	125°C	3 V			33	
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{ACLK} = 32768$ Hz,	-40°C to 25°C			0.7	1.2	μΑ
			85°C	2.2 V		1.6	2.3	
I _{I PM3}	Low-power mode 3		105°C			3	6	
LFXT1	(LPM3) current ⁽⁴⁾	CPUOFF = 1, SCG0 = 1, SCG1 = 1,	-40°C to 25°C			0.9	1.9	
		0300FF = 0	85°C	3 V		1.6	2.8	
			105°C			3	7	
			-40°C to 25°C			0.3	0.7	
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 MHz,$	85°C	2.2 V		1.2	1.9	
	Low-power mode 3	f _{ACLK} from internal LF oscillator	125°C			2	6	
LPM3, VLO	current, (LPM3) ⁽⁴⁾	(VLO), CPUOFF = 1, SCG0 = 1, SCG1 = 1,	-40°C to 25°C			0.7	0.8	μΑ
		OSCOFF = 0	85°C	3 V		1.4	2.1	+
			125°C	1		2.5	6.5	
		f = f = f = 0 MHz	-40°C			0.1	0.5	μA
	Low-power mode 4	$f_{ACLK} = 0$ Hz,	25°C	221/21		0.1	0.5	
'LPM4	(LPM4) current ⁽⁵⁾	CPUOFF = 1, SCG0 = 1, SCG1 = 1,	85°C	Z.Z V, J V		0.8	1.5	
		OSCOFF = 1	125°C			2	4.5	

(1)

All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external (2) load capacitance is chosen to closely match the required 9 pF. Current for brownout and WDT clocked by SMCLK included.

(3)

(4) Current for brownout and WDT clocked by ACLK included.

(5) Current for brownout included.



ZHCSBA1A – JULY 2013 – REVISED AUGUST 2013





www.ti.com.cn

Schmitt-Trigger Inputs (Ports P1, P2, P3, JTAG, RST/NMI, XIN⁽¹⁾)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
				0.45 V _{CC}		0.75 V _{CC}	
V_{IT+}	Positive-going input threshold voltage		2.2 V	0.95		1.70	V
			3 V	1.30		2.30	
	Negative-going input threshold voltage			0.25 V _{CC}		0.55 V _{CC}	
V _{IT-}			2.2 V	0.50		1.25	V
			3 V	0.70		1.70	
			2.2 V	0.15		1.05	V
V _{hys}	input voltage hysteresis (v _{IT+} - v _{IT-})		3 V	0.25		1.05	V
R _{Pull}	Pullup/pulldown resistor	For pullup: $V_{IN} = V_{SS}$, For pulldown: $V_{IN} = V_{CC}$		19	35	52	kΩ
CI	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

(1) XIN only in bypass mode

Inputs (Ports P1, P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
t _(int)	External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger pulse duration to set interrupt flag ⁽¹⁾	2.2 V, 3 V	20			ns

(1) An external signal sets the interrupt flag every time the minimum interrupt pulse duration $t_{(int)}$ is met. It may be set with trigger signals shorter than $t_{(int)}$.

Leakage Current (Ports P1, P2, P3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	(1) (2)	2.2 V, 3 V			±51	nA

(1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.



Outputs (Ports P1, P2, P3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
V _{OH} High-level output voltage		$I_{OH(max)} = -1.5 \text{ mA}^{(1)}$	221/	V _{CC} - 0.3	V _{CC}	
	$I_{OH(max)} = -6 \text{ mA}^{(2)}$	2.2 V	V _{CC} - 0.65	V_{CC}	V	
	$I_{OH(max)} = -1.5 \text{ mA}^{(1)}$	2.1/	V _{CC} - 0.3	V_{CC}		
		$I_{OH(max)} = -6 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.65	V_{CC}	
		$I_{OL(max)} = 1.5 \text{ mA}^{(1)}$	221/	V _{SS}	V_{SS} + 0.3	V
V	Low lovel output veltage	$I_{OL(max)} = 6 \text{ mA}^{(2)}$	2.2 V	V _{SS}	$V_{SS} + 0.65$	
VOL	Low-level output voltage	$I_{OL(max)} = 1.5 \text{ mA}^{(1)}$	21/	V _{SS}	V _{SS} + 0.3	
	-	$I_{OL(max)} = 6 \text{ mA}^{(2)}$	3 V	V _{SS}	V _{SS} + 0.65	

(1) The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

(2) The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

Output Frequency (Ports P1, P2, P3)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	UNIT
f _{Px.y} Port output frequency (with	Dort output fraguancy (with load)	P14/SMCH/C 20 pE P 4 kO(2)(3)	2.2 V			7.5	N 41 1
	Port output frequency (with load)	$P 1.4/SMCLK, C_L = 20 \text{ pr}, R_L = 1 \text{ k}\Omega (7.3)$	3 V			12	IVINZ
f _{Port°CLK}	Clock output frequency		2.2 V			7.5	N 41 1
		P2.0/ACER, P1.4/SINCER, $C_L = 20 \text{ pr}^{(3)}$	3 V			16	IVIEZ

(1) Not ensured for $T_A > 105^{\circ}C$.

(2) Alternatively, a resistive divider with two 0.5-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

(3) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.



ZHCSBA1A - JULY 2013-REVISED AUGUST 2013



POR and Brownout Reset (BOR)⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC(start)}	See Figure 10	$dV_{CC}/dt \le 3 V/s$			0.7 × V _(B_IT-)		V
V _(B_IT-)	See Figure 10 through Figure 12	dV_{CC} / $dt \le 3$ V/s				1.75	V
V _{hys(B_IT-)}	See Figure 10	dV_{CC} / $dt \le 3$ V/s		65	130	215	mV
t _{d(BOR)}	See Figure 10					2000	μs
t _(reset)	Pulse duration needed at RST/NMI pin to accepted reset internally		2.2 V, 3 V	2			μs

The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level (1)

 $V_{(B_IT-)} + V_{hys(B_IT-)}$ is ≤ 1.8 V. During power up, the CPU begins code execution following a period of $t_{d(BOR)}$ after $V_{CC} = V_{(B_IT-)} + V_{hys(B_IT-)}$. The default DCO settings must not be changed until $V_{CC} \geq V_{CC(min)}$, where $V_{CC(min)}$ is the minimum supply voltage for the desired operating frequency. (2)



Figure 10. POR and BOR vs Supply Voltage



0.5

0.001

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

►



V_{CC(drop)}

Figure 12. $V_{CC(drop)}$ Level With a Triangle Voltage Drop to Generate a POR or BOR Signal

tf

 t_{pw} – Pulse Width – μ s

1000

1

 t_{pw} – Pulse Width – μ s

MSP430F2132-EP

ZHCSBA1A – JULY 2013 – REVISED AUGUST 2013



www.ti.com.cn

Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often $f_{DCO(RSEL,DCO+1)}$ is used within the period of 32 DCOCLK cycles. The frequency $f_{DCO(RSEL,DCO)}$ is used for the remaining cycles. The frequency is an average equal to:

 $f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$

DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP I	MAX	UNIT
		RSELx < 14		1.8		3.6	
V _{CC}	Supply voltage range	RSELx = 14		2.2		3.6	V
		RSELx = 15		3.0		3.6	
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	2.2 V, 3 V	0.055	0).145	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.065	0).175	MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.095	0	.205	MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.135	0	.285	MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.195	0	.405	MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.27		0.55	MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.38		0.78	MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.53		1.07	MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.70		1.60	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	1.05		2.20	MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	1.50		3.10	MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	2.2 V, 3 V	2.40		4.40	MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	2.2 V, 3 V	2.90		5.60	MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	4.20		7.40	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	2.2 V, 3 V	5.90		9.70	MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	2.2 V, 3 V	8.50		14.0	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	11.5		19	MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	15.5		26.5	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)} / f_{DCO(RSEL,DCO)}$	2.2 V, 3 V			1.56	ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL, DCO+1)} / f_{DCO(RSEL, DCO)}$	2.2 V, 3 V	1.04	1.08	1.13	ratio
	Duty cycle	Measured at P1.4/SMCLK	2.2 V, 3 V	35	50	65	%



www.ti.com.cn

Calibrated DCO Frequencies - Tolerance at Calibration

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
	Frequency tolerance at calibration		25°C	3 V	-1	±0.2	+1	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	3 V	0.990	1	1.010	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	3 V	7.920	8	8.080	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	3 V	11.88	12	12.12	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V	15.84	16	16.16	MHz

Calibrated DCO Frequencies - Tolerance Over Temperature 0°C to 85°C

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
	1-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±0.5	+2.5	%
	8-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±1	+2.5	%
	12-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±1	+2.5	%
	16-MHz tolerance over temperature		0°C to 85°C	3 V	-3	±2	+3	%
	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	0°C to 85°C	2.2 V	0.97	1	1.03	MHz
f _{CAL(1MHz)}				3 V	0.975	1	1.025	
				3.6 V	0.97	1	1.03	
		BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ,	0°C to 85°C	2.2 V	7.76	8	8.4	
f _{CAL(8MHz)}	8-MHz calibration value			3 V	7.8	8	8.2	MHz
		Gating time: 5 ms		3.6 V	7.6	8	8.24	
		BCSCTL1 = CALBC1_12MHZ		2.2 V	11.64	12	12.36	
f _{CAL(12MHz)}	12-MHz calibration value	$DCOCTL = CALDCO_12MHZ,$	0°C to 85°C	3 V	11.64	12	12.36	MHz
		Gating time: 5 ms		3.6 V	11.64	12	12.36	
		BCSCTL1 = CALBC1_16MHZ,	0°C to 85°C	3 V	15.52	16	16.48	
f _{CAL(16MHz)}	16-MHz calibration value	DCOCTL = CALDCO_16MHZ, Gating time: 2 ms		3.6 V	15	16	16.48	MHz

Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{CC}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
	1-MHz tolerance over V_{CC}		25°C	1.8 V to 3.6 V	-3	±2	+3	%
	8-MHz tolerance over V_{CC}		25°C	1.8 V to 3.6 V	-3	±2	+3	%
	12-MHz tolerance over V_{CC}		25°C	2.2 V to 3.6 V	-3	±2	+3	%
	16-MHz tolerance over V_{CC}		25°C	3 V to 3.6 V	-6	±2	+3	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	0.97	1	1.03	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	7.76	8	8.24	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	2.2 V to 3.6 V	11.64	12	12.36	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V to 3.6 V	15	16	16.48	MHz

Calibrated DCO Frequencies - Overall Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

P.	ARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
	1-MHz tolerance overall		-40°C to 125°C	1.8 V to 3.6 V	-6	±2	+6	%
	8-MHz tolerance overall		-40°C to 125°C	1.8 V to 3.6 V	-6	±2	+6	%
	12-MHz tolerance overall		-40°C to 125°C	2.2 V to 3.6 V	-6	±2	+6	%
	16-MHz tolerance overall		-40°C to 125°C	3 V to 3.6 V	-7	±3	+7	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	-40°C to 125°C	1.8 V to 3.6 V	0.94	1	1.06	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	-40°C to 125°C	1.8 V to 3.6 V	7.5	8	8.5	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	-40°C to 125°C	2.2 V to 3.6 V	11.3	12	12.7	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	-40°C to 125°C	3 V to 3.6 V	14.9	16	17.1	MHz

Copyright © 2013, Texas Instruments Incorporated

EXAS

ISTRUMENTS

www.ti.com.cn



ZHCSBA1A-JULY 2013-REVISED AUGUST 2013



Typical Characteristics - Calibrated 1-MHz DCO Frequency



Wake-Up From Lower-Power Modes (LPM3/4)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
t _{DCO,LPM3/4}		BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ				
	DCO clock wake-up time from LPM3/4 ⁽²⁾	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ	2.2 V, 3 V		1.5	
		BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ			1	μs
		BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ	3 V		1	
t _{CPU,LPM3/4}	CPU wake-up time from LPM3/4 ⁽³⁾				1 / f _{MCLK} + t _{Clock,LPM3/4}	

(1) Not ensured for $T_A > 105^{\circ}C$.

(2) The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

(3) Parameter applicable only if DCOCLK is used for MCLK.

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4



DCO With External Resistor Rosc⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	DCO output frequency with R_{OSC}	DCOR = 1,	2.2 V		1.8		
fDCO,ROSC		RSELx = 4, DCOx = 3, MODx = 0, $T_A = 25^{\circ}C$	3 V	1.95			MHz
D _T	Temperature drift	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	2.2 V, 3 V		±0.1		%/°C
D _V	Drift with V_{CC}	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	2.2 V, 3 V		10		%/V

(1) $R_{OSC} = 100 \text{ k}\Omega$. Metal film resistor, type 0257, 0.6 W with 1% tolerance and $T_{K} = \pm 50 \text{ ppm/°C}$.





Crystal Oscillator LFXT1, Low-Frequency Mode⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
f _{LFXT1,LF,logic}	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, XCAPx = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz
OA _{LF}	Oscillation allowance for	$\begin{split} \text{XTS} &= 0, \ \text{LFXT1Sx} = 0, \\ \text{f}_{\text{LFXT1,LF}} &= 32768 \ \text{Hz}, \ \text{C}_{\text{L,eff}} = 6 \ \text{pF} \end{split}$			500		kO
	LF crystals	$\begin{split} \text{XTS} &= 0, \ \text{LFXT1Sx} = 0, \\ \text{f}_{\text{LFXT1,LF}} &= 32768 \ \text{Hz}, \ \text{C}_{\text{L,eff}} = 12 \ \text{pF} \end{split}$			200		K12
		XTS = 0, XCAPx = 0			1		
C	Integrated effective load	XTS = 0, XCAPx = 1			5.5		~ F
C _{L,eff}	capacitance, LF mode ⁽³⁾	XTS = 0, XCAPx = 2			8.5		рг
		XTS = 0, XCAPx = 3			11		
	Duty cycle, LF mode	XTS = 0, Measured at ACLK, $f_{LFXT1,LF} = 32768 \text{ Hz}$	2.2 V, 3 V	30	50	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁴⁾	XTS = 0, XCAPx = 0, LFXT1Sx = $3^{(5)}$	2.2 V, 3 V	10		10000	Hz

(1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.

(a) Keep the trace between the device and the crystal as short as possible.

- (b) Design a good ground plane around the oscillator pins.
- (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
- (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
- (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
- (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Use of the LFXT1 Crystal Oscillator at T_A > 105°C is not ensured. It is recommended that an external digital clock source or the internal DCO is used to provide clocking.
- (3) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the crystal that is used.
- (4) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (5) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T _A	V _{cc}	MIN	TYP	MAX	UNIT
f _{VLO}	VLO frequency	-40°C to 85°C	221/21/	4	12	20	kHz
		125°C	2.2 V, 3 V			23	
df _{VLO} /dT	VLO frequency temperature drift ⁽¹⁾		2.2 V, 3 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift ⁽²⁾		1.8 V to 3.6 V		4		%/V

(1) Calculated using the box method:

[MAX(-40...125°C) - MIN(-40...125°C)]/MIN(-40...125°C)/[125°C - (-40°C)]

(2) Calculated using the box method: [MÁX(1.8...3.6 V) - MÍN(1.8...3.6 V)]/MÍN(1.8...3.6 V)/(3.6 V - 1.8 V)



www.ti.com.cn

Crystal Oscillator LFXT1, High-Frequency Mode⁽¹⁾⁽²⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{LFXT1,HF0}	LFXT1 oscillator crystal frequency, HF mode 0	XTS = 1, XCAPx = 0, LFXT1Sx = 0	1.8 V to 3.6 V	0.4		1	MHz
f _{LFXT1,HF1}	LFXT1 oscillator crystal frequency, HF mode 1	XTS = 1, XCAPx = 0, LFXT1Sx = 1	1.8 V to 3.6 V	1		4	MHz
			1.8 V to 3.6 V	2		10	
f _{LFXT1,HF2}	LFXT1 oscillator crystal frequency HF mode 2	XTS = 1, XCAPx = 0, LFXT1Sx = 2	2.2 V to 3.6 V	2		12	MHz
	frequency, m mode z		3 V to 3.6 V	2		16	
	I FXT1 oscillator logic-level		1.8 V to 3.6 V	0.4		10	
f _{LFXT1,HF,logic}	square-wave input frequency, HF mode	XTS = 1, XCAPx = 0, LFXT1Sx = 3	2.2 V to 3.6 V	0.4		12	MHz
			3 V to 3.6 V	0.4		16	
	Oscillation allowance for HF crystals (see Figure 19 and Figure 20)	$\begin{split} XTS = 1, & XCAPx = 0, LFXT1Sx = 0, \\ f_{LFXT1,HF} = 1 & MHz, C_{L,eff} = 15 & pF \end{split}$			2700		
OA _{HF}		$\label{eq:XTS} \begin{array}{l} XTS = 1, \ XCAPx = 0, \ LFXT1Sx = 1, \\ f_{LFXT1,HF} = 4 \ MHz, \ C_{L,eff} = 15 \ pF \end{array}$			800		Ω
		$\label{eq:XTS} \begin{array}{l} XTS = 1, \ XCAPx = 0, \ LFXT1Sx = 2, \\ f_{LFXT1,HF} = 16 \ MHz, \ C_{L,eff} = 15 \ pF \end{array}$			300		
C _{L,eff}	Integrated effective load capacitance, HF mode ⁽³⁾	$XTS = 1, XCAPx = 0^{(4)}$			1		pF
	Duty avala, HE moda	XTS = 1, XCAPx = 0, Measured at P2.0/ACLK, f _{LFXT1,HF} = 10 MHz	221/21/	40	50	60	0/
	Duty cycle, nr mode	$\label{eq:XTS} \begin{array}{l} XTS = 1, \ XCAPx = 0, \\ Measured \ at \ P2.0/ACLK, \\ f_{LFXT1,HF} = 16 \ MHz \end{array}$	2.2 V, 3 V	40	50	60	70
f _{Fault,HF}	Oscillator fault frequency (5)	$XTS = 1, XCAPx = 0, LFXT1Sx = 3^{(6)}$	2.2 V, 3 V	30		300	kHz

(1) To improve EMI on the XT2 oscillator the following guidelines should be observed:

(a) Keep the trace between the device and the crystal as short as possible.

- (b) Design a good ground plane around the oscillator pins.
- (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

(d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.

(e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

(f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.

(g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter. Use of the LFXT1 Crystal Oscillator at T_A > 105°C is not ensured. It is recommended that an external digital clock source or the internal

(2) DCO is used to provide clocking.

Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is (3)recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

Requires external capacitors at both terminals. Values are specified by crystal manufacturers. (4)

Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and (5) frequencies in between might set the flag.

Measured with logic-level input frequency, but also applies to operation with crystals. (6)



ZHCSBA1A – JULY 2013 – REVISED AUGUST 2013



Timer0_A3

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{TA}	Timer0_A3 clock frequency	Internal: SMCLK, ACLK	2.2 V			10	
		External: TACLK, INCLK Duty cycle = 50% ± 10%	3 V			16	MHz
t _{TA,cap}	Timer0_A3 capture timing	TA0.0, TA0.1, TA0.2	2.2 V, 3 V	20			ns

Timer1_A2

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	UNIT
		Internal: SMCLK, ACLK	2.2 V			10	
f _{TB}	Timer1_A2 clock frequency	External: TACLK, INCLK Duty cycle = 50% ± 10%	3 V			16	MHz
t _{TB,cap}	Timer1_A2 capture timing	TA1.0, TA1.1	2.2 V, 3 V	20			ns


www.ti.com.cn

USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{max,BITCLK}	Maximum BITCLK clock frequency (equals baud rate in MBaud) ⁽¹⁾		2.2 V, 3 V	2			MHz
	110 DT receive deglitch time (2)		2.2 V	45	150		20
ι _τ	UART feceive deglitch time		3 V	45	100		ns

(1) The DCO wake-up time must be considered in LPM3 and LPM4 for baud rates above 1 MHz.

(2) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

USCI (SPI Master Mode)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(see Figure 21 and Figure 22)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
	COMI input data actua tima		2.2 V	110			20
^I SU,MI	Solvir input data setup time		3 V	75			ns
			2.2 V	0			
^t HD,MI	SOIVII Input data hold time		3 V	0			ns
	SIMO subsut data valid time $\binom{2}{2}$	UCLK edge to SIMO valid,	2.2 V			30	20
VALID,MO		$C_L = 20 \text{ pF}$	3 V			20	ns

(1)

 $\begin{aligned} f_{UCxCLK} &= 1/2 t_{LO/HI} \text{ with } t_{LO/HI} \geq max(t_{VALID,MO(USCI)} + t_{SU,SI(Slave)}, t_{SU,MI(USCI)} + t_{VALID,SO(Slave)}). \end{aligned} \\ For the slave's parameters <math>t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, see the SPI parameters of the attached slave.

(2) Not ensured for $T_A > 105^{\circ}C$.

USCI (SPI Slave Mode)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 23 and Figure 24)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE low to clock		2.2 V, 3 V		50		ns
t _{STE,LAG}	STE lag time, Last clock to STE high		2.2 V, 3 V	10			ns
t _{STE,ACC}	STE access time, STE low to SOMI data out		2.2 V, 3 V		50		ns
t _{STE,DIS}	STE disable time, STE high to SOMI high impedance		2.2 V, 3 V		50		ns
	SIMO input data actua tima		2.2 V	20			~~~
^I SU,SI	SIMO Input data setup time		3 V	15			ns
	CIMO insult data hald time		2.2 V	10			
^t HD,SI	SIMO Input data noid time		3 V	10			ns
	COM entruit data uslid time (2)	UCLK edge to SOMI valid,	2.2 V		75	110	
^I VALID,SO		C _L = 20 pF	3 V		50	75	ns

(1)

$$\begin{split} &f_{UCxCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)}). \\ & \text{For the master's parameters } t_{SU,MI(Master)} \text{ and } t_{VALID,MO(Master)} \text{ refer to the SPI parameters of the attached slave.} \end{split}$$

Not ensured for $\dot{T}_A > 105^{\circ}C$. (2)

MSP430F2132-EP



ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

www.ti.com.cn







Figure 22. SPI Master Mode, CKPH = 1



www.ti.com.cn

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013









www.ti.com.cn

USCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 25)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	МАХ	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{SCL}	SCL clock frequency		2.2 V, 3 V	0		400	kHz
	Light time (represented) STADT	f _{SCL} ≤ 100 kHz	221/21/	4			
^I HD,STA	Hold lime (repeated) START	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6			μs
	Setup time for a repeated STADT	f _{SCL} ≤ 100 kHz	221/21/	4.7			
^I SU,STA	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6			μs
t _{HD,DAT}	Data hold time		2.2 V, 3 V	0			ns
t _{SU,DAT}	Data setup time		2.2 V, 3 V	250			ns
t _{SU,STO}	Setup time for STOP		2.2 V, 3 V	4			μs
	Pulse duration of spikes suppressed by input		2.2 V	45	150	605	5
ISP	filter		3 V	45	100	605	115



Figure 25. I2C Mode Timing



Comparator_A+⁽¹⁾

www.ti.com.cn

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
			2.2 V		25	45	
I(DD)		CAON = 1, CARSEL = 0, CAREF = 0	3 V		45	65	μΑ
		CAON = 1, CARSEL = 0, CAREF = 1/2/3,	2.2 V		30	55	
I(Refladder/R	efDiode)	No load at CA0 and CA1	3 V		45	85	μΑ
V _{IC}	Common-mode input voltage range ⁽²⁾	CAON = 1	2.2 V, 3 V	0		V _{CC} - 1	V
V _(Ref025)	Voltage at 0.25 V_{CC} node / V_{CC}	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at CA0 and CA1	2.2 V, 3 V	0.225	0.24	0.255	
V _(Ref050)	Voltage at 0.5 V_{CC} node / V_{CC}	PCA0 = 1, CARSEL = 1, CAREF = 2, No load at CA0 and CA1	2.2 V, 3 V	0.465	0.48	0.505	
		PCA0 = 1, $CARSEL = 1$, $CAREF = 3$,	2.2 V	360	480	570	
V _(RefVT)	See Figure 29 and Figure 30	No load at CA0 and CA1, $T_A = 85^{\circ}C$	3 V	370	490	580	mV
V _(offset)	Offset voltage ⁽³⁾		2.2 V, 3 V	-42		42	mV
V _{hys}	Input hysteresis	CAON = 1	2.2 V, 3 V		0.7	1.8	mV
		$T_A = 25^{\circ}C$, Overdrive 10 mV,	2.2 V	100	165	320	
t _(response)	Response time	Without filter: $CAF = 0^{(4)}$ (see Figure 26 and Figure 27)	3 V	50	120	250	ns
	(low-high and high-low)	$T_A = 25^{\circ}C$, Overdrive 10 mV,	2.2 V	1.3	1.9	3.0	
		With filter: CAF = $1^{(4)}$ (see Figure 26 and Figure 27)	3 V	0.7	1.5	2.5	μs

(1) The leakage current for the Comparator_A+ terminals is identical to $I_{lkg(Px,y)}$ specification.

(2)

Not ensured for $T_A > 105^{\circ}$ C. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements. The (3) two successive measurements are then summed together.

Response time measured at P2.2/TA0.0/A2/CA4/CAOUT. If the Comparator_A+ is enabled a settling time of 60 ns (typical) is added to (4) the response time.

TEXAS INSTRUMENTS

ZHCSBA1A – JULY 2013 – REVISED AUGUST 2013

www.ti.com.cn







Figure 27. Overdrive Definition



Figure 28. Comparator_A+ Short Resistance Test Condition





EXAS ISTRUMENTS

www.ti.com.cn

10-Bit ADC, Power Supply and Input Range Conditions⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC}	Analog supply voltage	$V_{SS} = 0 V$			2.2		3.6	V
V _{Ax}	Analog input voltage range ⁽²⁾	All Ax terminals, Analog inputs selected in ADC10AE register			0		V _{CC}	V
		f _{ADC10CLK} = 5 MHz,		2.2 V		0.52	1.06	
I _{ADC10}	ADC10 supply current ⁽³⁾	ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	I: -40°C to 85°C T: -40°C to 105°C	3 V		0.6	1.25	mA
	Reference supply	$ \begin{aligned} f_{ADC10CLK} &= 5 \text{ MHz}, \\ ADC10ON &= 0, \text{ REF2}_5V = 0, \\ \text{REFON} &= 1, \text{ REFOUT} = 0 \end{aligned} $	I: -40°C to 85°C	2.2 V, 3 V		0.25	0.45	
IREF+	disabled ⁽⁴⁾		T = 0 T = 0 T = 0 $T = 40^{\circ}C \text{ to } 85^{\circ}C$ $T = 40^{\circ}C \text{ to } 105^{\circ}C$	3 V		0.25	0.45	mA
	Reference buffer supply	f _{ADC10CLK} = 5 MHz	-40°C to 85°C			1.1	1.4	
I _{REFB,0}	current with $ADC10SR = 0^{(4)}$	ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	125°C	2.2 V, 3 V			1.85	mA
	Reference buffer supply	$f_{ADC10CLK} = 5 \text{ MHz},$	-40°C to 85°C			0.5	0.7	
I _{REFB,1}	current with $ADC10SR = 1^{(4)}$	ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	125°C	2.2 V, 3 V			0.85	mA
CI	Input capacitance	Only one terminal Ax selected at a time	I: -40°C to 85°C T: -40°C to 105°C				27	pF
R _I	Input MUX ON resistance	$0 V \le V_{Ax} \le V_{CC}$	I: -40°C to 85°C T: -40°C to 105°C	2.2 V, 3 V			2000	Ω

The leakage current is defined in the leakage current table with Px.x/Ax parameter. (1)

(2) (3) (4) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

The internal reference supply current is not included in current consumption parameter I_{ADC10} . The internal reference current is supplied via terminal V_{CC}. Consumption is independent of the ADC100N control bit, unless a conversion is active. The REFON bit enables the built-in reference. The reference voltage must be allowed to settle before an A/D conversion is started.



www.ti.com.cn

10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

F	PARAMETER	TEST CONDIT	IONS	V _{cc}	MIN	TYP	MAX	UNIT
	Positive built-in	I _{VREF+} ≤ 1 mA, REF2_5V = 0			2.2			
V _{CC,REF+}	reference analog	I _{VREF+} ≤ 0.5 mA, REF2_5V =	1		2.8			V
	supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1			2.9			
M	Positive built-in	I _{VREF+} ≤ I _{VREF+} max, REF2_5	V = 0	2.2 V, 3 V	1.40	1.5	1.60	N/
VREF+	reference voltage	$I_{VREF+} \le I_{VREF+}$ max, REF2_5	V = 1	3 V	2.30	2.5	2.70	V
	Maximum V _{REF+}			2.2 V			±0.5	٣A
LD,VREF+	load current			3 V			±1	mA
	V _{RFF+} load	$I_{VREF+} = 500 \ \mu A \pm 100 \ \mu A$, Analog input voltage $V_{Ax} \approx 0$. REF2_5V = 0	75 V,	2.2 V, 3 V		±2		
	regulation	$I_{VREF+} = 500 \ \mu A \pm 100 \ \mu A$, Analog input voltage $V_{Ax} \approx 1$. REF2_5V = 1	25 V,	3 V		±2		LSB
	Vacc. load	$I_{VREF+} = 100 \ \mu A \text{ to } 900 \ \mu A$,	ADC10SR = 0				400	
	regulation response time ⁽¹⁾	V _{Ax} ≈ 0.5 x V _{REF+} , Error of conversion result ≤1 LSB	ADC10SR = 1	ADC10SR = 1 3 V			2000	ns
C _{VREF+}	Maximum capacitance at pin V _{REF+} ⁽²⁾	$I_{VREF+} \le \pm 1 \text{ mA}, \text{ REFON} = 1,$	REFOUT = 1	2.2 V, 3 V			100	pF
то	Temperature	I _{VREF+} = constant with	-40°C to 85°C	221/21/			±100	nnm/°C
IC _{REF+}	coefficient ⁽³⁾	$0 \text{ mA} \le I_{\text{VREF+}} \le 1 \text{ mA}^{(4)}$	-40°C to 105°C	2.2 0, 3 0			±110	ppin/ C
t _{REFON}	Settling time of internal reference voltage ⁽¹⁾⁽⁵⁾	I _{VREF+} = 0.5 mA, REF2_5V = REFON = 0 to 1	0,	3.6 V			30	μs
		$I_{VREF+} = 0.5 \text{ mA},$	ADC10SR = 0				1	
	Settling time of	REF2_5V = 0, REFON = 1, REFBURST = 1	ADC10SR = 1	2.2 V			2.5	
IREFBURST	reference buffer ⁽¹⁾⁽⁵⁾	$I_{VREF+} = 0.5 \text{ mA},$	ADC10SR = 0				2	μs
		REF2_5V = 1, REFON = 1, REFBURST = 1	ADC10SR = 1	3 V			4.5	

(1) Not ensured for $T_A > 105^{\circ}$ C. (2) The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA2/A4/V_{REF+}/V_{eREF+} (REFOUT = 1), must be limited; otherwise, the reference buffer may become unstable.

(3) Calculated using the box method: I temperature: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C – (-40°C))

T temperature: $(MAX(-40 \text{ to } 105^{\circ}\text{C}) - MIN(-40 \text{ to } 105^{\circ}\text{C})) / MIN(-40 \text{ to } 105^{\circ}\text{C}) / (105^{\circ}\text{C} - (-40^{\circ}\text{C}))$ Calculated using the box method: $((MAX(V_{REF}(T)) - MIN(V_{REF}(T))) / MIN(V_{REF}(T))) / (T_{MAX} - T_{MIN})$ The condition is that the error in a conversion started after t_{REFON} or t_{RefBuf} is less than ±0.5 LSB. (4)

(5)

www.ti.com.cn

10-Bit ADC, External Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
	Positive external reference input	$V_{eREF+} > V_{eREF-}$, SREF1 = 1, SREF0 = 0		1.4	V _{CC}	M
V _{eREF+}	voltage range ⁽²⁾	$V_{eREF-} \le V_{eREF+} \le (V_{CC} - 0.15 V),$ SREF1 = 1, SREF0 = 1 ⁽³⁾		1.4	3	V
V _{eREF} -	Negative external reference input voltage range ⁽⁴⁾	$V_{eREF+} > V_{eREF-}$		0	1.2	V
ΔV_{eREF}	Differential external reference input voltage range ΔV _{eREF} = V _{eREF+} - V _{eREF-}	$V_{eREF+} > V_{eREF-}^{(5)}$		1.4	V _{CC}	V
1	Static input current into V (6)	$0 V \le V_{eREF+} \le V_{CC},$ SREF1 = 1, SREF0 = 0	221/21/		±1	
VeREF+		0 V \leq V _{eREF+} \leq V _{CC} - 0.15 V \leq 3 V, SREF1 = 1, SREF0 = 1 ⁽³⁾	2.2 V, 3 V		0	μΑ
I _{VeREF-}	Static input current into V _{eREF-} ⁽⁶⁾	$0 V \le V_{eREF} \le V_{CC}$	2.2 V, 3 V		±1	μA

(1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C₁, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

(2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply (3) current I_{REFB} . The current consumption can be limited to the sample and conversion period with REBURST = 1.

The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced (4)accuracy requirements.

(5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements. Not ensured for $T_A > 105^{\circ}C$.

(6)

10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	V _{cc}	MIN	TYP MAX	UNIT
£	ADC10 input clock	For specified performance of	ADC10SR = 0	221/21/	0.45	6.3	
ADC10CLK	frequency	ADC10 linearity parameters	ADC10SR = 1	2.2 V, 3 V	0.45	1.5	
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELx = $f_{ADC10CLK} = f_{ADC10OSC}$	0,	2.2 V, 3 V	3.7	6.3	MHz
	Conversion time	ADC10 built-in oscillator, ADC10S $f_{ADC10CLK} = f_{ADC10OSC}$	SSELx = 0,	2.2 V, 3 V	2.06	4.00	
CONVERT	Conversion time	$f_{ADC10CLK}$ from ACLK, MCLK or SMCLK, ADC10SSELx $\neq 0$			13 × A 1 /	DC10DIVx × f _{ADC10CLK}	μs
t _{ADC10ON}	Turn on settling time of the ADC ⁽¹⁾	See ⁽²⁾				100	ns

Not ensured for $T_A > 105^{\circ}C$. (1)

(2) The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.



www.ti.com.cn

10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
E	Integral linearity error		2.2 V, 3 V			±1.2	LSB
ED	Differential linearity error		2.2 V, 3 V			±1.2	LSB
Eo	Offset error	Source impedance $R_S < 100 \Omega$	2.2 V, 3 V			±1.2	LSB
-		SREFx = 010, unbuffered external reference, $V_{eREF+} = 1.5 V$	2.2 V		±1.1	±2	
		SREFx = 010, unbuffered external reference, $V_{eREF+} = 2.5 V$	3 V	3 V	±1.1	±2	
⊏G	Gain enor	SREFx = 011, buffered external reference ⁽¹⁾ , $V_{eREF+} = 1.5 V$	2.2 V		±1.1	±4.5	LOD
		SREFx = 011, buffered external reference ⁽¹⁾ , $V_{eREF+} = 2.5 V$	3 V		±1.1	±3.5	
		SREFx = 010, unbuffered external reference, $V_{eREF+} = 1.5 V$	2.2 V		±2	±5	
_	Total upodiusted error	SREFx = 010, unbuffered external reference, V _{eREF+} = 2.5 V 3 V	3 V		±2	±5	
ΕŢ	Total unadjusted error	SREFx = 011, buffered external reference ⁽¹⁾ , $V_{eREF+} = 1.5 V$	2.2 V		±2	±7.5	LOD
		SREFx = 011, buffered external reference ⁽¹⁾ , $V_{eREF+} = 2.5 V$	3 V		±2	±6.5	

(1) The reference buffer offset adds to the gain and total unadjusted error.

10-Bit ADC, Temperature Sensor and Built-In V_{MID}⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
1	Temperature sensor supply	REFON = 0, INCHx = 0Ah,	2.2 V		40	120	
ISENSOR	current ⁽¹⁾	$ADC10ON = 1, T_A = 25^{\circ}C$	3 V		60	160	μΑ
TC _{SENSOR}		$ADC10ON = 1$, $INCHx = 0Ah^{(2)}$	2.2 V, 3 V		3.55		mV/°C
V _{Offset,Sensor}	Sensor offset voltage ⁽³⁾	$ADC10ON = 1$, $INCHx = 0Ah^{(2)}$		-100		+100	mV
		Temperature sensor voltage at $T_A = 125^{\circ}C$ (Q version only)		1205	1365	1465	
V _{SENSOR}	Sensor output voltage ⁽⁴⁾	Temperature sensor voltage at $T_A = 85^{\circ}C$	2.2 V, 3 V	1195	1295	1395	mV
SENSOR		Temperature sensor voltage at $T_A = 25^{\circ}C$		985	1085	1185	ļ
		Temperature sensor voltage at $T_A = 0^{\circ}C$		895	995	1095	
t _{SENSOR(sample)}	Sample time required if channel 10 is selected ⁽⁵⁾	ADC10ON = 1, INCHx = 0Ah, Error of conversion result \leq 1 LSB	2.2 V, 3 V	31			μs
	Current into divider at		2.2 V			N/A ⁽⁵⁾	
IVMID	channel 11 ⁽⁵⁾	ADCTOON = 1, INCHX = 0Bh	3 V			N/A ⁽⁵⁾	μΑ
V	V divider et chennel 11	ADC10ON = 1, $INCHx = 0Bh$,	2.2 V	1.05	1.1	1.15	V
VMID	V _{CC} divider at channel 11	$V_{MID} \approx 0.5 \times V_{CC}$	3 V	1.45	1.5	1.55	v
	Sample time required if	ADC10ON = 1, $INCHx = 0Bh$,	2.2 V	1600			
^L VMID(sample)	channel 11 is selected ⁽⁶⁾	Error of conversion result \leq 1 LSB	3 V	1600			ns

The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is (1) high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

The following formula can be used to calculate the temperature sensor output voltage: $V_{\text{Sensor,typ}} = \text{TC}_{\text{Sensor}} (273 + \text{T}[^{\circ}\text{C}]) + V_{\text{Offset,sensor}} [\text{mV}] \text{ or }$ $V_{\text{Sensor,typ}} = \text{TC}_{\text{Sensor}} \text{T}[^{\circ}\text{C}] + V_{\text{Sensor}}(\text{T}_{\text{A}} = 0^{\circ}\text{C}) [\text{mV}]$ Not ensured for $\text{T}_{\text{A}} > 105^{\circ}\text{C}$. (2)

- (3)
- Results based on characterization and/or production test, not TC_{Sensor} or $V_{Offset,sensor}$. (4)
- No additional current is needed. The V_{MID} is used during sampling. (5)
- The on time, t_{VMID(on)}, is included in the sampling time, t_{VMID(sample)}; no additional on time is needed. (6)

www.ti.com.cn

Flash Memory⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC} (PGM/ERASE)	Program and erase supply voltage			2.2		3.6	V
f _{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program ⁽²⁾		2.2 V/3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase ⁽²⁾		2.2 V/3.6 V		1	7	mA
t _{CPT}	Cumulative program time ⁽²⁾⁽³⁾		2.2 V/3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time ⁽²⁾		2.2 V/3.6 V	20			ms
	Program and erase endurance ⁽²⁾			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	$T_J = 25^{\circ}C$		100			years
t _{Word}	Word or byte program time	See (4)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	See (4)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	See ⁽⁴⁾			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	See (4)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	See (4)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	See (4)			4819		t _{FTG}

(1) Additional flash retention documentation located in application report SLAA392.

(2) Not ensured for $T_A > 105^{\circ}C$.

(3) The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

(4) These values are hardwired into the flash controller's state machine ($t_{FTG} = 1/f_{FTG}$).

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
V _(RAMh)	RAM retention supply voltage ⁽¹⁾	CPU halted	1.6	V

(1) This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.



www.ti.com.cn

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	$T_A = -40^{\circ}C$ to $105^{\circ}C$	2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	$T_A = -40^{\circ}C$ to $105^{\circ}C$	2.2 V, 3 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾)	$T_A = -40^{\circ}C$ to $105^{\circ}C$	2.2 V, 3 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time	$T_A = -40^{\circ}C$ to $105^{\circ}C$	2.2 V, 3 V	15		100	μs
4	TCK input fraguence (2)	T 40%C to 105%C	2.2 V	0		5	MHz
ITCK	TCK input frequency.	$T_{A} = -40^{\circ} \text{C} 10^{\circ} 105^{\circ} \text{C}$	3 V	0		10	MHz
R Internal	Internal pulldown resistance on TEST	$T_A = -40^{\circ}C$ to $105^{\circ}C$	2.2 V, 3 V	25	60	90	kΩ

Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.
f_{TCK} may be restricted to meet the timing requirements of the module selected.

JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	$T_A = 25^{\circ}C$	2.5		V
V _{FB}	Voltage level on TEST for fuse blow	$T_A = 25^{\circ}C$	6	7	V
I _{FB}	Supply current into TEST during fuse blow	$T_A = 25^{\circ}C$		100	mA
t _{FB}	Time to blow fuse	$T_A = 25^{\circ}C$		1	ms

Once the fuse is blown, no further access to the JTAG/Test and emulation features is possible, and the JTAG block is switched to (1) bypass mode.

www.ti.com.cn

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

APPLICATION INFORMATION



Port P1 Pin Schematic: P1.0, Input/Output With Schmitt Trigger

Table 18. Port P1 (P1.0) Pin Functions

	v	FUNCTION	CONTROL BITS AND SIGNALS			
PIN NAME (P1.X)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	
		P1.0 (I/O)	I: 0, O: 1	0	0	
P1.0/TACLK/	0	Timer0_A3.TACLK, Timer1_A2.TACLK	0	1	0	
ADC10CLK/CAOUT	0	ADC10CLK	1	1	0	
		CAOUT	1	1	1	



www.ti.com.cn

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013





Table 19. Port P1 (P1.1 to P1.3) Pin Functions

		FUNCTION	CONTR	ROL BITS AND SI	GNALS
FIN NAME (FI.X)	~	FUNCTION	CONTROL BITS AND SIGNALS P1DIR.x P1SEL.x P1S 1: 0; 0: 1 0 1 1 1 1 1 1 1: 0; 0: 1 0 1 1 1: 0; 0: 1 0 1 1 1: 0; 0: 1 0 1 1 0 1 1 1 1: 0; 0: 1 0 1 1 1: 0; 0: 1 0 1 1 1: 0; 0: 1 0 1 1 1: 1 1 1 1	P1SEL2.x	
		P1.1 (I/O)	l: 0; O: 1	0	0
P1.1/TA0.0/TA1.0	1	Timer0_A3.CCI0A, Timer1_A2.CCI0A	0	1	0
		Timer0_A3.TA0	1	1	0
		P1.2 (I/O)	l: 0; O: 1	0	0
P1.2/TA0.1	2	Timer0_A3.CCI1A	0	1	0
		Timer0_A3.TA1	1	1	0
P1.3/TA0.2		P1.3 (I/O)	l: 0; O: 1	0	0
	3	Timer0_A3.CCI2A	0	1	0
		Timer0_A3.TA2	1	1	0



www.ti.com.cn

Port P1 Pin Schematic: P1.4



Table 20. Port P1 (P1.4) Pin Functions

			CONTROL BITS AND SIGNALS ⁽¹⁾			
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x P1SEL2.x=0	JTAG Mode	
		P1.4 (I/O)	I: 0; O: 1	0	0	
P1.4/SMCLK/TCK	4	SMCLK	1	1	0	
		TCK ⁽²⁾	х	х	1	

(1) X = Don't care

(2) In JTAG mode, the internal pullup or pulldown resistors are disabled.



www.ti.com.cn





Table 21. Port P1 (P1.5 to P1.7) Pin Functions

			CONTROL BITS AND SIGNALS ⁽¹⁾			
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x P1SEL2.x=0	JTAG Mode	
		P1.5 (I/O)	I: 0; O: 1	0	0	
P1.5/TA0.0/TMS	5	Timer0_A3.TA0	1	1	0	
		TMS ⁽²⁾	х	Х	1	
		P1.6 (I/O)	I: 0; O: 1	0	0	
P1.6/TA0.1/TDI/TCLK	6	Timer0_A3.TA1	1	1	0	
		TDI/TCLK ⁽²⁾	Х	Х	1	
P1.7/TA0.2/TDO/TDI		P1.6 (I/O)	I: 0; O: 1	0	0	
	7	Timer0_A3.TA2	1	1	0	
		TDO/TDI ⁽²⁾	Х	Х	1	

(1) X = Don't care

(2) In JTAG mode, the internal pullup or pulldown resistors are disabled.



www.ti.com.cn

Port P2 Pin Schematic: P2.0 and P2.1, Input/Output With Schmitt Trigger



Table 22. Port P2 (P2.0 and P2.1) Pin Functions

				CONTROL BITS AND SIGNALS ⁽¹⁾				
PIN NAME (P2.x)	x	FUNCTION	ADC10AE0.y	CAPD.x	P2DIR.x	P2SEL.x P2SEL2.x = 0		
		P2.0 (I/O)	0	0	I: 0; O: 1	0		
	0	ACLK	0	0	1	1		
P2.0/ACLN/A0/CA2	0	A0	1	0	х	Х		
		CA2	0	1	Х	Х		
		P2.1 (I/O)	0	0	I: 0; O: 1	0		
		Timer0_A3.TAINCLK, Timer1_A2.TAINCLK	0	0	0	1		
P2.1/TAINCLK/ SMCLK/A1/CA3	1	SMCLK	0	0	1	1		
		A1	1	0	Х	Х		
		CA3	0	1	Х	Х		

(1) X = Don't care



www.ti.com.cn



Table 23	. Port P2	(P2.2) Pin	Functions
----------	-----------	------------	-----------

	x	FUNCTION		CONTRO	DL BITS AND SIG	AND SIGNALS ⁽¹⁾			
PIN NAME (P2.x) P2.2/TA0.0/A2/CA4/CAOUT		FUNCTION	ADC10AE0.x	CAPD.x	P2DIR.x	P2SEL.x	P2SEL2.x		
		P2.0 (I/O)	0	0	I: 0; O: 1	0	0		
		Timer0_A3.TA0	0	0	1	1	0		
	2	Timer0_A3.CCI0B	0	0	0	1	0		
P2.2/TAU.U/A2/CA4/CAUUT	2	A2	1	0	Х	Х	Х		
		CA4	0	1	х	х	х		
		CAOUT	0	0	1	1	1		

(1) X = Don't care

www.ti.com.cn

Port P2 Pin Schematic: P2.3 and P2.4, Input/Output With Schmitt Trigger



Table 24. Port P2 (P2.3 and P2.4) Pin Functions

				CONTROL BITS AND SIGNALS ⁽¹⁾			
PIN NAME (P2.x)	x	FUNCTION	ADC10AE0.y	CAPD.x	P2DIR.x	P2SEL.x P2SEL2.x = 0	
		P2.3 (I/O)	0	0	I: 0; O: 1	0	
P2.3/TA0.1/A3/ V _{REF-} /Ve _{REF-}	2	Timer0_A3.TA1	0	0	1	1	
/CA0	3	A3/V _{REF-} /Ve _{REF-}	1	0	Х	х	
		CA0	0	1	Х	Х	

MSP430F2132-EP



ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

www.ti.com.cn

Table 24. Port P2 (P2.3 and P2.4) Pin Functions (continued)

				CONTROL BITS AND SIGNALS ⁽¹⁾			
PIN NAME (P2.x)	x	FUNCTION	ADC10AE0.y	CAPD.x	P2DIR.x	P2SEL.x P2SEL2.x = 0	
	4	P2.4 (I/O)	0	0	l: 0; 0: 1	0	
P2.4/TA0.2/A4/		Timer0_A3.TA2	0	0	1	1	
V _{REF+} /Ve _{REF+} /CA1		A4/V _{REF+} /Ve _{REF+}	1	0	Х	Х	
		CA1	0	1	х	Х	



ZHCSBA1A – JULY 2013 – REVISED AUGUST 2013

www.ti.com.cn





Table 25. Port P2 (P2.5) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS AND SIGNALS ⁽¹⁾					
			CAPD.5	DCOR	P2DIR.5	P2SEL.5 P2SEL2.x = 0		
P2.5/R _{OSC} /CA5	5	P2.5 (I/O)	0	0	I: 0, O: 1	0		
		R _{OSC}	0	1	Х	Х		
		DVSS	0	0	1	1		
		CA5 ⁽²⁾	1	0	Х	Х		

(1) X = Don't care

(2) Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.



www.ti.com.cn

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013



Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger

Table 26. Port P2 (P2.6) Pin Functions

PIN NAME (P2.x)	x		CONTROL BITS AND SIGNALS ⁽¹⁾				
		FUNCTION	CAPD.6	P2DIR.6	P2SEL.6 P2SEL2.x = 0		
P2.6/XIN/CA6	6	P2.6 (I/O)	0	I: 0; O: 1	0		
		XIN (default)	Х	1	1		
		CA6 ⁽²⁾	1	Х	0		

(1) X = Don't care

(2) Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.



www.ti.com.cn

Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger



Table 27. Port P2 (P2.7) Pin Functions

PIN NAME (P2.x)	x		CONTROL BITS AND SIGNALS ⁽¹⁾					
		FUNCTION	CAPD.7	P2DIR.7	P2SEL.7 P2SEL2.x = 0			
P2.7/XOUT/CA7	7	P2.7 (I/O)	0	l: 0, O: 1	0			
		XOUT (default)	х	1	1			
		CA7 ⁽²⁾	1	Х	0			

(1) X = Don't care

(2) Setting the CAPD.x bit disables the output driver as well as the input to prevent parasitic cross currents when applying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.



www.ti.com.cn

ZHCSBA1A-JULY 2013-REVISED AUGUST 2013

Port P3 Pin Schematic: P3.0, Input/Output With Schmitt Trigger



Table 28. Port P3 (P3.0) Pin Functions

PIN NAME (P3.x)	x		CONTROL BITS AND SIGNALS ⁽¹⁾				
		FUNCTION	ADC10AE0.y	P3DIR.x	P3SEL.x P3SEL2.x = 0		
P3.0/UCB0STE/ UCA0CLK/A5	0	P3.0 (I/O)	0	I: 0; O: 1	0		
		UCB0STE/UCA0CLK ⁽²⁾	0	Х	1		
		A5 ⁽²⁾	1	х	х		

(1) X = Don't care

(2) The pin direction is controlled by the USCI module.

www.ti.com.cn

Port P3 Pin Schematic: P3.1 to P3.5, Input/Output With Schmitt Trigger



Table 29. Port P3 (P3.1 to P3.5) Pin Functions

PIN NAME (P3.x)	x	FUNCTION	CONTROL	CONTROL BITS AND SIGNALS ⁽¹⁾			
			P3DIR.x	P3SEL.x			
P3.1/UCB0SIMO/	4	P3.1 (I/O)	I: 0; O: 1	0			
UCB0SDA	1	UCB0SIMO/UCB0SDA ⁽²⁾⁽³⁾	X	1			
P3.2/UCB0SOMI/ UCB0SCL	0	P3.2 (I/O)	l: 0; O: 1	0			
	2	UCB0SOMI/UCB0SCL ⁽²⁾⁽³⁾	X	1			
P3.3/UCB0CLK/	2	P3.3 (I/O)	l: 0; O: 1	0			
UCA0STE	3	UCB0CLK/UCA0STE ⁽²⁾	Х	1			
P3.4/UCA0TXD/	4	P3.4 (I/O)	I: 0; O: 1	0			
UCA0SIMO	4	UCA0TXD/UCA0SIMO ⁽²⁾	Х	1			
P3.5/UCA0RXD/	F	P3.5 (I/O)	l: 0; O: 1	0			
UCA0SOMI	5	UCA0RXD/UCA0SOMI ⁽²⁾	Х	1			

X = Don't care (1)

(2) (3)

The pin direction is controlled by the USCI module. If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.



www.ti.com.cn

Port P3 Pin Schematic: P3.6 and P3.7, Input/Output With Schmitt Trigger



Table 30. Port P3 (P3.6 and P3.7) Pin Functions

PIN NAME (P3.x)		FUNCTION	CONTROL BITS AND SIGNALS ⁽¹⁾				
	x	FUNCTION	ADC10AE0.y	P3DIR.x	P3SEL.x		
		P3.6 (I/O)	0	I: 0; O: 1	0		
P3.6/TA1.0/A6	6	Timer1_A2.TA0	0	1	1		
		Timer1_A2.CCI0B	0	0	1		
		A6	1	х	х		
P3.7/TA1.1/A7		P3.7 (I/O)	0	I: 0; O: 1	0		
	7	Timer1_A2.TA1	0	1	1		
	7	Timer1_A2.CCI1A	0	0	1		
		A7	1	х	х		

(1) X = Don't care

ZHCSBA1A – JULY 2013 – REVISED AUGUST 2013



JTAG Fuse Check Mode

Devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is again taken low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current flows only when the fuse check mode is active and the TMS pin is in a low state (see Figure 32). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).



Figure 32. Fuse Check Mode Current

NOTE

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the Bootstrap Loader section for more information.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Reak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
MSP430F2132QRHBREP	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	F2132Q RHBEP
MSP430F2132QRHBREP.A	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	F2132Q RHBEP
MSP430F2132QRHBTEP	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	F2132Q RHBEP
MSP430F2132QRHBTEP.A	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	F2132Q RHBEP
V62/13624-01XE	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	F2132Q RHBEP
V62/13624-01XE-R	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	F2132Q RHBEP

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430F2132-EP :

• Catalog : MSP430F2132

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F2132QRHBREP	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F2132QRHBTEP	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F2132QRHBREP	VQFN	RHB	32	3000	353.0	353.0	32.0
MSP430F2132QRHBTEP	VQFN	RHB	32	250	213.0	191.0	35.0

RHB 32

5 x 5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RHB0032E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RHB0032E

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RHB0032E

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司