







LSF0102-Q1

ZHCSI50B - MAY 2018 - REVISED MAY 2023

LSF0102-Q1 汽车类 2 通道自动双向多电压电平转换器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 温度等级 1: -40°C ≤ T_A ≤ 125°C
 - 器件 HBM ESD 分类等级 2
 - CDM ESD 分类等级 C6
- 在无方向引脚的情况下提供双向电压转换
- 支持开漏和推挽应用,如 I²C、SPI、UART、 MDIO、SDIO 和 GPIO
- 在不超过 30pF 的容性负载条件下支持最高达 100MHz 的上行转换和超过 100MHz 的下行转换, 在 50pF 的容性负载条件下支持高达 40MHz 的上 行/下行转换
- 可实现以下电压之间的双向电压电平转换
 - 0.95V ↔ 1.8/2.5/3.3/5 V
 - 1.2V ↔ 1.8/2.5/3.3/5V
 - 1.8V ↔ 2.5/3.3/5V
 - 2.5V ↔ 3.3/5V
 - 3.3V ↔ 5V
- 低待机电流
- 5V 耐受 I/O 端口,可支持 TTL 电压电平
- 低导通电阻,可减少信号失真
- EN = 低电平时为高阻抗 I/O 引脚
- 采用直通引脚排列以简化 PCB 布线
- 闩锁性能超过 100mA,符合 JESD 78 Ⅱ 类规范

2 应用

- 信息娱乐系统音响主机
- 图形群集
- ADAS 融合
- ADAS 前置摄像头
- HEV 电池管理系统

3 说明


LSF0102-Q1 器件是一款自动双向电压转换器,无需方 向引脚即可在广泛的电源范围内进行转换。当容性负载 ≤ 30pF 时, LSF0102-Q1 支持最高 100MHz 的升压 转换和高于 100MHz 的降压转换。此外, 当容性负载 为 50pF 时, LSF0102-Q1 支持最高 40MHz 的上行和 下行转换,因此,LSF0102-Q1 器件可支持汽车中各种 常见的标准接口,如 I²C、SPI、GPIO、SDIO、UART 和 MDIO。

LSF0102-Q1 器件具有 5V 耐受数据输入。因此该器件 可兼容 TTL 电压电平。此外, LSF0102-Q1 还支持混 合模式电压转换,可在各个通道上升压和降压转换至不 同的电源电平。

封装信息⁽¹⁾

器件型号	封装	封装尺寸(标称值)
LSF0102-Q1	DCU (VSSOP, 8)	2.30mm × 2.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



功能方框图



Table of Contents

1 特性	1	7 Parameter Measurement Information	8
2 应用		8 Detailed Description	9
3 说明		8.1 Overview	9
4 Revision History		8.2 Functional Block Diagram	9
5 Pin Configuration and Functions		8.3 Feature Description	
6 Specifications		9 Application and Implementation	
6.1 Absolute Maximum Ratings		9.1 Application Information	12
6.2 ESD Ratings		9.2 Typical Application	12
6.3 Recommended Operating Conditions		9.3 Power Supply Recommendations	17
6.4 Thermal Information		9.4 Layout	
6.5 Electrical Characteristics	5	10 Device and Documentation Support	
6.6 Switching Characteristics (Translating Down):		10.1 Documentation Support	19
V _{CCB} = 3.3 V	6	10.2 接收文档更新通知	19
6.7 Switching Characteristics (Translating Down):		10.3 支持资源	19
V _{CCB} = 2.5 V	6	10.4 Trademarks	19
6.8 Switching Characteristics Translating Up): V _{CCB}		10.5 静电放电警告	19
= 3.3 V	6	10.6 术语表	19
6.9 Switching Characteristics (Translating Up): V _{CCB}		11 Mechanical, Packaging, and Orderable	
= 2.5 V	6	Information	19
6.10 Typical Characteristics			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision A (April 2021) to Revision B (May 2023)	Page
•	Updated the Recommended Operating Conditions table to reflect maximum of 5.5 V	4
•	Updated the Thermal Information table	4
•	Changed all Switching Characteristic Test Conditions	6
•	Added the Output Enable section	9
•	Added the Up and Down Translation sections	<mark>11</mark>
•	Changed pull up resistor to bias resistor in Enable, Disable, and Reference Voltage Guidelines section	1 <mark>2</mark>
•	Added the Bias Circuitry section	1 <mark>3</mark>
•	Updated the current values in the table titled Pull-up Resistor Values	13
•	Added image to the Mixed-Mode Voltage Translation section	14
•	Added the Single Supply Translation section	15
•	Added section Voltage Translation for Vref_B < Vref_A + 0.8 V	17
С	hanges from Revision * (May 2018) to Revision A (April 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	Updated the Bidirectional Translation section to include inclusive terminology	13



5 Pin Configuration and Functions




图 5-1. LSF0102-Q1 DCU Package, 8-Pin VSSOP (Top View)

表 5-1. Pin Functions

P	PIN	TYPE(1)	DESCRIPTION						
NAME	NO.	ITPE	DESCRIPTION						
A1	3	I/O	Input/Output A port for Channel 1						
A2	4	I/O	Input/Output A port for Channel 2						
B1	6	I/O	Input/Output B port for Channel 1						
B2	5	I/O	Input/Output B port for Channel 2						
EN	8	I	I/O enable input; see 🖺 9-1 for typical setup. Should be tied directly to V _{ref_B} to be enabled or pulled LOW to disable all I/O pins.						
GND	1	_	Ground						
Vref_A	2	_	A side reference supply voltage; see #9 for setup and supply voltage range.						
Vref_B			side reference supply voltage. Must be connected to supply through 200 k Ω ; see $\#$ 9 fo etup and supply voltage range.						

⁽¹⁾ I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage ⁽²⁾ , V _I		- 0.5	7	V
Input/output voltage ⁽²⁾ , V _{I/O}		- 0.5	7	V
Continuous channel current			128	mA
Input clamp current, I _{IK}	V _I < 0		- 50	mA
Storage temperature range, T _{stg}		- 65	150	°C
Operating junction temperature, T _J			150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage		5.5	V
V _{ref_A/B/EN}	Reference voltage		5.5	V
I _{PASS}	Pass transistor current		64	mA
T _A	Operating free-air temperature	- 40	125	°C

6.4 Thermal Information

		LSF0102-Q1				
	THERMAL METRIC ⁽¹⁾	DCU (US8)	UNIT			
		8 PINS				
R _{0 JA}	Junction-to-ambient thermal resistance	279.7	°C/W			
R ₀ JC(top)	Junction-to-case (top) thermal resistance	129.9	°C/W			
R _{0 JB}	Junction-to-board thermal resistance	191.3	°C/W			
ψ ЈТ	Junction-to-top characterization parameter	66.3	°C/W			
ψ ЈВ	Junction-to-board characterization parameter	190.1	°C/W			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TES	ST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}	Input clamp voltage	I _I = - 18 mA, V _{EN} = 0				- 1.2	V	
I _{IH}	I/O input high leakage	V _I = 5 V, V _{EN} = 0				5.0	μΑ	
Іссва	V _{ref_B} to V _{ref_A} leakage	$V_{ref_B} = V_{EN} = 5.5 \text{ V}, V_{ref_A}$	= 4.5 V, I _O = 0, V _I = V _{CC} or GND		1		μΑ	
C _{I(ref_A/B/EN)}	Input capacitance	V _I = 3 V or 0			11		pF	
C _{io(off)}	I/O pin off-state capacitance	V _O = 3 V or 0, V _{EN} = 0		4.0	6.0	pF		
C _{io(on)}	I/O Pin on-state capacitance	V _O = 3 V or 0, V _{EN} = 3 V			10.5	12.5	pF	
			$V_{ref_A} = 3.3 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		8.0			
		V _I = 0, I _O = 64 mA	V _{ref_A} = 1.8 V; V _{ref_B} = V _{EN} = 5 V		9.0		Ω	
			V _{ref_A} = 1.0 V; V _{ref_B} = V _{EN} = 5 V		10			
		V = 0 1 = 22 mA	V _{ref_A} = 1.8 V; V _{ref_B} = V _{EN} = 5 V		10		0	
r _{on} ⁽²⁾	On-state resistance	$V_1 = 0$, $I_0 = 32 \text{ mA}$	$V_{ref_A} = 2.5 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		15		Ω	
		V _I = 1.8 V, I _O = 15 mA	V _{ref_A} = 3.3 V; V _{ref_B} = V _{EN} = 5 V		9.0		Ω	
		$V_1 = 1.0 \text{ V}, I_0 = 10 \text{ mA}$ $V_{\text{ref_A}} = 1.8 \text{ V}; V_{\text{ref_B}} = V_{\text{EN}} = 3.3 \text{ V}$,	18		Ω	
		V _I = 0 V, I _O = 10 mA	$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 3.3 \text{ V}$		20		Ω	
		V _I = 0 V, I _O = 10 mA	V _{ref_A} = 1.0 V; V _{ref_B} = V _{EN} = 1.8 V		30		Ω	

⁽¹⁾ All typical values are at T_A = 25°C.

⁽²⁾ Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.



6.6 Switching Characteristics (Translating Down): V_{CCB} = 3.3 V

over recommended operating free-air temperature range, $V_{CCB} = 3.3 \text{ V}$, $V_{CCB} = V_{IH} = V_{ref_A} + 1$, $V_{IL} = 0$, and $V_{M} = 0.5 V_{ref_A}$ (unless otherwise noted) (see *Parameter Measurement Information*)

	PARAMETER	TEST CONDITIONS	C _L = 50 pF		C _L = 30 pF			C _L = 15 pF			UNIT	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.1			0.7			0.3		20
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.2			0.8			0.4		ns

6.7 Switching Characteristics (Translating Down): V_{CCB} = 2.5 V

over recommended operating free-air temperature range, $V_{CCB} = 2.5 \text{ V}$, $V_{CCB} = V_{IH} = V_{ref_A} + 1$, $V_{IL} = 0$, and $V_{M} = 0.5 V_{ref_A}$ (unless otherwise noted) (see *Parameter Measurement Information*)

	PARAMETER	TEST CONDITIONS	C _L = 50 pF			C _L = 30 pF			C _L = 15 pF			UNIT
	PARAMETER	1E31 CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.2			0.8			0.35		ns
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.3			1			0.5		115

6.8 Switching Characteristics Translating Up): V_{CCB} = 3.3 V

over recommended operating free-air temperature range, $V_{CCB} = 3.3 \text{ V}$, $V_{CCB} = V_T = V_{ref_A} + 1$, $V_{ref_A} = V_{IH}$, $V_{IL} = 0$, $V_M = 0.5V_{ref_A}$ and $R_L = 300$ (unless otherwise noted) (see *Parameter Measurement Information*)

	PARAMETER	TEST CONDITIONS	C _L = 50 pF			C _L = 30 pF			C _L = 15 pF			UNIT
	FAINAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONT
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1			0.8			0.4		no
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1			0.9			0.4		ns

6.9 Switching Characteristics (Translating Up): $V_{CCB} = 2.5 \text{ V}$

over recommended operating free-air temperature range, $V_{CCB} = 2.5 \text{ V}$, $V_{CCB} = V_T = V_{ref_A} + 1$, $V_{ref_A} = V_{IH}$, $V_{IL} = 0$, $V_M = 0.5 V_{ref_A}$ and $R_L = 300$ (unless otherwise noted) (see *Parameter Measurement Information*)


	PARAMETER	TEST CONDITIONS	C _L = 50 pF		C _L = 30 pF			C _L = 15 pF			UNIT	
	FAINABLILIX	1E31 CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONII
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A	` ' '		0.9			0.45				
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.3			1.1			0.6		ns

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




6.10 Typical Characteristics



7 Parameter Measurement Information

The outputs are measured one at a time, with one transition per measurement. All input pulses are supplied by generators that have the following characteristics:

- PRR ≤ 10 MHz
- $Z_0 = 50 \Omega$
- t_r ≤ 2 ns
- t_f ≤ 2 ns



A. C_L includes probe and jig capacitance.

图 7-1. Load Circuit

USAGE	SWITCH
Translating Up	S1
Translating Down	S2

图 7-2. Translating Up and Down Table




图 7-3. Translating Up




图 7-4. Translating Down

Product Folder Links: LSF0102-Q1




8 Detailed Description

8.1 Overview

The LSF0102-Q1 device can be used in level translation applications for interfacing devices or systems operating at different interface voltages. The LSF0102-Q1 device is ideal for use in applications where an opendrain driver is connected to the data I/Os. With appropriate pull-up resistors and layout, the LSF0102-Q1 device can achieve 100 MHz. The LSF0102-Q1 can also be used in applications where a push-pull driver is connected to the data I/Os.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Auto Bidirectional Voltage Translation

The LSF0102-Q1 device is an auto bidirectional voltage level translator that operates from 0.95 to 5.5 V on V_{ref_A} and 1.8 to 5.5 V on V_{ref_B} . This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications. The LSF0102-Q1 device supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 250- Ω pull-up resistor with a 30-pF capacitive load.

8.3.2 Output Enable

To enable the I/O pins, the EN input should be tied directly to V_{ref_B} during operation and both pins must be pulled up to the HIGH side (V_{CCB}) through a bias resistor (typically 200 k Ω). To ensure the high impedance state during power-up, power-down, or during operation, the EN pin must be LOW. The EN pin should always be tied directly to the V_{ref_B} pin and is recommended to be disabled by an open-drain driver without a pullup resistor. This allows V_{ref_B} to regulate the EN input and bias the channels for proper translation. A filter capacitor on V_{ref_B} is recommended for a stable supply at the device.






图 8-1. EN Pin Tied to V_{ref_B} Directly and to V_{CCB} Through a Pull-Up Resistor

The supply voltage of open drain I/O devices can be completely different from the supplies used for the LSF and has no impact on the operation. For additional details on how to use the enable pin, see the *Using the Enable Pin with the LSF Family video*.

表 8-1. EN Pin Function Table

INPUT EN ⁽¹⁾ PIN	Data Port State
Tied directly to V _{ref_B}	An = Bn
L	Hi-Z

(1) EN is controlled by V_{ref B} logic levels.

8.3.3 Device Functional Modes

For each channel (n), when either the An or Bn port is LOW, the switch provides a low impedance path between the An and Bn ports; the corresponding Bn or An port will be pulled LOW. The low R_{ON} of the switch allows connections to be made with minimal propagation delay and signal distortion.

表 8-1 provides a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the *Down Translation with the LSF Family* and *Up Translation with the LSF Family* videos.

表 8-2. Device Functionality

Signal Direction ⁽¹⁾	Input State	Switch State	Functionality
B to A (Down Translation)	B = LOW	ON (Low Impedance)	A-side voltage is pulled low through the switch to the B-side voltage
B to A (Down Translation)	B = HIGH	OFF (High Impedance)	A-side voltage is clamped at V _{ref_A} ⁽²⁾
A to B (Up Translation)	A = LOW	ON (Low Impedance)	B-side voltage is pulled low through the switch to the A-side voltage
A to B (Op Translation)	A = HIGH	OFF (High Impedance)	B-side voltage is clamped at $V_{\text{ref_A}}$ and then pulled up to the V_{PU} supply voltage

- (1) The downstream channel should not be actively driven through a low impedance driver, or else bus contention may occur.
- (2) The A-side can have a pullup to V_{ref_A} for additional current drive capability or may also be pulled above V_{ref_A} with a pullup resistor. Specifications in the *Recommended Operating Conditions* section should always be followed.

Product Folder Links: LSF0102-Q1

8.3.3.1 Up and Down Translation

8.3.3.1.1 Up Translation

When the signal is being driven from A to B and the An port is HIGH, the switch will be OFF and the Bn port will then be driven to a voltage higher than V_{ref_A} by the pull-up resistor that is connected to the pull-up supply voltage (V_{PU}). This functionality allows seamless translation between higher and lower voltages selected by the user, without the need for directional control. Pull-up resistors are always required on the high side, and pull-ups are only required on the low side, if the low side of the device's output is open drain or its input has a leakage greater than 1 μ A.




图 8-2. Up Translation Example Schematic with Push-Pull and Open Drain Configuration

Up translation with the LSF requires attention to two important factors: maximum data rate and sink current. Maximum data rate is directly related to the rising edge of the output signal. Sink current depends on supply values and the chosen pull-up resistor values. 方程式 1 shows the maximum data rate formula and 方程式 2 shows the maximum sink current formula, both of which are estimations. A low RC value is needed to reach high speeds, which also require strong drivers. Please see the *Up Translation with the LSF Family* video for estimated data rate and sink current calculations based on circuit components.

$$\frac{1}{3 \times 2R_{B1}C_{B1}} = \frac{1}{6R_{B1}C_{B1}} \left(\frac{bits}{second} \right) \tag{1}$$

$$I_{OL} \cong \frac{V_{CCA}}{R_{A1}} + \frac{V_{CCB}}{R_{B1}} \left(A \right) \tag{2}$$

8.3.3.1.2 Down Translation

When the signal is being driven HIGH from the Bn port to An port, the switch will be OFF, clamping the voltage on the An port to the voltage set by V_{ref_A} . A pull-up resistor can be added on either side of the device. There are special circumstances that allow the removal of one or both of the pull-up resistors. If the signal is always going to be down translated from a push-pull transmitter, then the resistor on the B-side can be removed. If the leakage current into the receiver on the A-side is less than 1 μ A, then the resistor on the A-side can also be removed. This arrangement with no external pull-up resistors can be used when down translating from a push-pull output to a low-leakage input. For an open drain transmitter, the pull-up resistor on the B-side is necessary because an open drain output can't drive high by itself. For a summary of device operation, refer to † 8.3.3. For additional details on the functional operation of the LSF family of devices, see the *Up Translation with the LSF Family* and *Down Translation with the LSF Family* videos.



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The LSF0102-Q1 device is able to perform voltage translation for open-drain or push-pull interfaces such as I²C, SPI, UART, MDIO, SDIO, and GPIO.

9.2 Typical Application

9.2.1 Bidirectional Translation




图 9-1. Bidirectional Translation to Multiple Voltage Levels

9.2.1.1 Design Requirements

9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF0102-Q1 device has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. Since LSF family is switch-type voltage translator, the power consumption is very low. It is recommended to always enable LSF0102-Q1 device for bidirectional applications by connecting the EN pin to the V_{ref_B} pin, as shown in \boxtimes 9-1. For additional details on setting up the V_{ref_A} , V_{ref_B} , and EN pins, see the *Understanding the Bias Circuit for the LSF Family* video.

	20 m spinoanon oporaning containen									
	PARAMETER	MIN	TYP	MAX	UNIT					
V _{ref_A} (1)	reference voltage (A)	0.95		5.5	V					
V _{ref_B}	reference voltage (B)	V _{ref_A} + 0.8		5.5	V					
V _{I(EN)}	input voltage on EN pin	V _{ref_A} + 0.8	V _{ref_B}	5.5	V					
V _{PU}	pull-up supply voltage	0		V _{ref_B}	V					

表 9-1. Application Operating Condition

(1) V_{ref A} is required to be the lowest voltage level across all inputs and outputs.

The 200 k Ω , bias resistor is required to allow V_{ref_B} to regulate the EN input. A filter capacitor on V_{ref_B} is recommended. Also V_{ref_B} and $V_{I(EN)}$ are recommended to be 1.0 V higher than V_{ref_A} for best signal integrity.

Product Folder Links: LSF0102-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.2.1.1.2 Bias Circuitry

For proper operation, V_{CCA} must always be at least 0.8 V less than V_{CCB} (V_{CCA} + 0.8 \leq V_{CCB}). The 200 k Ω bias resistor is required to allow V_{ref_B} to regulate the EN input and properly bias the device for translation. A 0.1 μ F capacitor is recommended for providing a path from V_{ref_B} to ground for high frequency noise. V_{ref_B} and $V_{I(EN)}$ are recommended to be 1.0 V higher than V_{ref_A} for best signal integrity.

Attempting to drive the EN pin directly with a push-pull output device is a very common design error with the LSF0102-Q1 series of devices. It is also very important to note that current does flow into the A-side voltage supply during normal operation. Not all voltage sources can sink current, so be sure that applicable designs can handle this current. For more design details, see the *Understanding the Bias Circuit for the LSF Family* video.




图 9-2. Bias Circuitry Inside the LSF010x-Q1 Device

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to V_{ref_B} and both pins pulled to HIGH side V_{CCB} through a bias resistor (typically 200 k Ω), as shown in $\ 9-1$. This allows V_{ref_B} to regulate the EN input. A filter capacitor on V_{ref_B} is recommended. The controller output driver can be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to V_{PU}).

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contention in either direction. If both outputs are open-drain, no direction control is needed.

In \boxtimes 9-1, the reference supply voltage V_{ref_A} is connected to the processor core power supply voltage. V_{ref_B} is connected through a 200 k Ω resistor to a 3.3 V V_{B_Pullup} power supply and V_{ref_A} is set to 1.2 V. The output of A1 has a maximum output voltage equal to V_{ref_A} , and the bidirectional interface on channel 2 has a maximum output voltage equal to V_{PU1} .

9.2.1.2.2 Pull-Up Resistor Sizing

To maintain an appropriate output low voltage, the pull-up resistor value should limit the current through the pass transistor when it is in the ON state to less than 15 mA. This ensures a pass voltage of 260 mV to 350 mV. To set the current through each pass transistor at 15 mA, the pull-up resistor value can be calculated using the following equation:

$$R_{pu} = \frac{\left(V_{pu} - 0.35\,V\right)}{0.015\,A}\tag{3}$$



The appropriate pull up resistor will depend on the current requirements of the application. 表 9-2 provides resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF0102-Q1 device at 0.175 V, although the 15 mA applies only to current flowing through the LSF0102-Q1.

V _{PU}	8 n	8 mA		mA	3 mA		
▼PU	NOMINAL (Ω)	+10% ⁽¹⁾ (Ω)	NOMINAL (Ω)	+10% ⁽¹⁾ (Ω)	NOMINAL (Ω)	+10% ⁽¹⁾ (Ω)	
5 V	581	639	930	1023	1550	1705	
3.3 V	369	406	590	649	983	1082	
2.5 V	269	296	430	473	717	788	
1.8 V	181	199	290	319	483	532	
1.5 V	144	158	230	253	383	422	
1.2 V	106	117	170	187	283	312	

表 9-2. Pull-up Resistor Values

9.2.1.2.3 Application Curve




图 9-3. Captured Waveform From Above I²C Set-Up (1.8 V to 3.3 V at 2.5 MHz)

9.2.1.2.4 Mixed-Mode Voltage Translation

With the V_{ref_B} pulled up to 5 V and V_{ref_A} connected to 1.8 V, all channels will be clamped to 1.8 V at which point a pullup can be used to define the high level voltage for a given channel.

- Push-Pull Down Translation (5 V to 1.8 V): Channel 1 is an example of this setup. When B1 is 5 V, A1 is clamped to 1.8 V, and when B1 is LOW, A1 is driven LOW through the switch.
- Push-Pull Up Translation (1.8 V to 5 V): Channel 2 is an example of this setup. When A2 is 1.8 V, the switch is high impedance and the B2 channel is pulled up to 5 V. When A2 is LOW, B2 is driven LOW through the switch.
- Push-Pull Down Translation (3.3 V to 1.8 V): Channels 3 and 4 are examples of this setup. When either B3 or B4 are driven to 3.3 V, A3 or A4 are clamped to 1.8 V, and when either B3 or B4 are LOW, A3 or A4 are driven LOW through the switch.
- Open-Drain Bidirectional Translation (3.3 V ↔ 1.8 V): Channels 5 through 8 are examples of this setup. These channels are for bidirectional operation for I²C and MDIO to translate between 1.8 V and 3.3 V with open-drain drivers.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

^{(1) +10%} to compensate for V_{DD} range and resistor tolerance




图 9-4. Multi-Voltage Translation with the LSF010x-Q1

9.2.1.2.5 Single Supply Translation

Sometimes, an external device will have an unknown voltage that could be above or below the desired translation voltage, preventing a normal connection of the LSF. Resistors are added on the A side in place of the second supply in this case – this is an example of when LSF single supply operation is utilized, shown in Figure 9-5. In the following figure, a single 3.3 V supply is used to translate between a 3.3 V device and a device that can change between 1.8 V and 5.0 V. R1 and R2 are added in place of the second supply. Note that due to some current coming out of the V_{ref} A pin, this cannot be treated as a simple voltage divider.






图 9-5. Single Supply Translation with 3.3 V Supply

The steps to select the resistor values for R1 and R2 are as follows:

- 1. Select a value for R1. Typically, 1 M Ω is used to reduce current consumption.
- 2. Plug in values for your system into the following equation. Note that V_{ref_A} is the lowest voltage in the system. V_{CCB} is the primary supply and R1 is the selected value from step 1.

$$R_2 = \frac{200(10^3) \times R_1 \times V_{REFA}}{(200(10^3) + R_1)(V_{CCB} - V_{REFA}) - 0.85 \times R_1}$$
(4)

The single supply used must be at least 0.8 V larger than the lowest desired translation voltage. The voltage at V_{ref_A} must be selected as the lowest voltage to be used in the system. The LSF evaluation module (LSF-EVM) contains unpopulated pads to place R1 and R2 for single supply operation testing. For an example single supply translation schematic and details, see the *Single Supply Translation with the LSF Family* video.

9.2.1.2.6 Voltage Translation for $V_{ref_B} < V_{ref_A} + 0.8 V$

As described in the *Enable, Disable, and Reference Voltage Guidelines* section, it is generally recommended that $V_{ref_B} > V_{ref_A} + 0.8 \text{ V}$; however, the device can still operate in the condition where $V_{ref_B} < V_{ref_A} + 0.8 \text{ V}$ as long as additional considerations are made for the design.

Typical Operation (V_{ref_B} > V_{ref_A} + 0.8 V): in this scenario, pullup resistors are not required on the A-side for proper down-translation as is shown for channels 1 and 2 of \boxtimes 9-4. The typical operating mode of the device ensures that when down translating from B to A, the A-side I/O ports will clamp at V_{ref_A} to provide proper voltage translation. For further explanation of device operation, see the *Down Translation with the LSF Family* video.

Requirements for V_{ref_B} < **V**_{ref_A} + **0.8 V Operation:** in this scenario, there is not a large enough voltage difference between V_{ref_A} and V_{ref_B} to ensure that the A side I/O ports will be clamped at V_{ref_A}, but rather at a voltage approximately equal to V_{ref_B} - 0.8 V. For example, if V_{ref_B} = 1.8 V and V_{ref_A} = 1.2 V, the A-side I/Os will clamp to a voltage around 1.0 V. Therefore, to operate in such a condition, the following additional design considerations must be met:

- V_{ref_B} must be greater than V_{Ref_A} during operation ($V_{ref_B} > V_{ref_A}$)
- Pullup resistors should be populated on A-side I/O ports to ensure the line will be fully pulled up to the desired voltage.

 $\ensuremath{\mathbb{E}}$ 9-6 shows an example of this setup, where 1.2 V \leftrightarrow 1.8 V translation is achieved with the LSF0102-Q1. This type of setup also applies for other voltage nodes such as 1.8 V \leftrightarrow 2.5 V, 1.05 V \leftrightarrow 1.5 V, and others as long as the *Recommended Operating Conditions* table is followed.




图 9-6. 1.2 V to 1.8 V Level Translation with LSF010x

9.3 Power Supply Recommendations

There are no power sequence requirements for the LSF family. $\frac{1}{2}$ 9-3 provides the recommended operating voltages for all supply and input pins.

表 9-3. Recommended Operating Voltages

	PARAMETER	MIN	TYP MAX	UNIT
V _{ref_A} ⁽¹⁾	reference voltage (A)	0.95	5.5	V
V _{ref_B}	reference voltage (B)	V _{ref_A} + 0.8	5.5	V
$V_{I(EN)}$	input voltage on EN pin	V _{ref_A} + 0.8	5.5	V

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



表 9-3. Recommended Operating Voltages (continued)

	PARAMETER	MIN	TYP	MAX	UNIT
V_{PU}	pull-up supply voltage	0		V_{ref_B}	V

9.4 Layout

9.4.1 Layout Guidelines

Because the LSF0102-Q1 device is a switch-type level translator, the signal integrity is dependent upon the pull-up resistor value and PCB board parasitics. Consider the following recommendations when designing with the LSF0102-Q1.

- Minimize the signal trace length to reduce capacitance
- Avoid using stubs in the signal path to reduce parasitics.
- Place the LSF0102-Q1 device near the high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

9.4.2 Layout Example




图 9-7. Short Trace Layout




图 9-8. Device Placement

Product Folder Links: LSF0102-Q1



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TI Logic Minute: Introduction Voltage Level Translation with the LSF Family video
- Texas Instruments, Voltage-Level Translation with the LSF Family application report

10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LSF0102QDCURQ1	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	NG2SQ
LSF0102QDCURQ1.A	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	NG2SQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LSF0102-Q1:

Catalog: LSF0102

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 23-May-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$ Catalog - TI's standard catalog product



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司