



LOG200 ZHCSSH5A - AUGUST 2023 - REVISED DECEMBER 2024

LOG200 具有集成光电二极管偏置和暗电流校正的 精密高速对数放大器

1 特性

- 针对低电流电平的超快瞬态响应:
 - 10nA 至 100nA 阶跃的稳定时间: 240ns 上升、620ns 下降(典型值)
 - 100nA 至 1 µ A 阶跃的稳定时间:
 - 60ns 上升、150ns 下降 (典型值)
- 宽动态范围:10pA 至 10mA (180dB)
- 额定范围为 100pA 至 10mA (160dB)
- 高信号带宽:
 - 10µA 至 10mA 时为 20MHz
 - 1 µ A 时为 6.3MHz
 - 1nA 时为 90kHz
- 高精度传递函数:
 - 0.2% 最大对数一致性误差 (10nA 至 100µA)
- 集成基准电流 (1 µ A) 和基准电压 (2.5V 和 1.65V)
- 用于差分 ADC 驱动、单端增益或滤波器块以及其 他外设功能的额外辅助高速运算放大器
- 单电源(4.5V至12.6V)或 双电源(±2.25V至±6.3V)运行
- 额定温度范围:-40°C 至 +125°C
- 小型封装选项:
 - 3mm x 3mm VQFN
 - 1.6mm x 1.6mm DSBGA (预发布)

2 应用

- 光学模块
- 数据中心间互联
- 光纤网络终端装置
- 化学/气体分析仪
- 掺铒光纤放大器 (EDFA)



3 说明

LOG200 是一款宽动态范围电流到电压放大器,专为 优化 160dB 动态范围内的电流测量而设计,具有出色 的精度和速度,适用于光学通信、医疗诊断和工业过程 控制测量。LOG200 具有两个对数放大器,后跟一个 高精度差分放大器,可将电流信号转换为表示两个电流 的对数压缩比的电压。电流输入经过设计,一个输入上 提供高速响应,另一个输入上提供高度精确的基准信 号,可实现快速瞬态响应和高对数一致性的独特组合。

LOG200 比率在内部设置为 250mV/十倍频的电流到电 压转换。该器件集成了一个非限定的高速放大器,允许 将输出配置为差分或滤波响应,并具有快速稳定时间来 驱动逐次逼近模数转换器 (SAR ADC)。LOG200 还具 有单独的基准电流和基准电压,旨在对器件进行配置, 以获得优化的输入电流和共模电压。

LOG200 可以采用单电源(4.5V 至 12.6V)或双电源 (±2.25V 至 ±6.3V)配置供电,额定工作温度范围 为-40°C 至 +125°C。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾					
	RGT(VQFN,16)	3mm × 3mm					
LOG200	YBH(DSBGA, 16) ⁽³⁾	1.6mm × 1.6mm					

(1) 有关更多信息,请参阅节10。

(2) 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。

(3) 预发布信息(非量产数据)。



Table of Contents

1	特性	1
2	应用	1
3	说明	1
4	Pin Configuration and Functions	3
5	Specifications	4
	5.1 Absolute Maximum Ratings	4
	5.2 ESD Ratings	4
	5.3 Recommended Operating Conditions	4
	5.4 Thermal Information	4
	5.5 Electrical Characteristics	6
	5.6 Typical Characteristics	9
6	Detailed Description	19
	6.1 Overview	. 19
	6.2 Functional Block Diagram	. 19
	6.3 Feature Description.	19
	6.4 Device Functional Modes	20

7 Application and Implementation	21
7.1 Application Information	
7.2 Typical Application	
7.3 Power Supply Recommendations	29
7.4 Layout	
8 Device and Documentation Support	31
8.1 Device Support	
8.2 Documentation Support	31
8.3 接收文档更新通知	
8.4 支持资源	31
8.5 Trademarks	
8.6 静电放电警告	31
8.7 术语表	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	



4 Pin Configuration and Functions



图 4-1. RGT Package, 16-Pin VQFN (Top View)





	PIN		•			
	N	0.	TYPE	DESCRIPTION		
NAME	RGT (VQFN)	YBH (DSBGA)				
+IN	14	B4	Input	Auxiliary op-amp voltage non-inverting input		
- IN	13	A4	Input	Auxiliary op-amp voltage inverting input		
11	1	D4	Input	Current input for logarithm numerator		
12	3	D2	Input	Current input for logarithm denominator		
IBIAS	15	C4	Output	Photodiode adaptive biasing current output		
IREF	4	D1	Output	Reference current output		
REFA	10	B3	Input	Logarithmic difference amplifier reference input		
OUTA	11	A2	Output	Logarithmic difference amplifier output		
OUTB	12	A3	Output	Auxiliary op-amp voltage output		
REF165	9	B2	Output	1.65V voltage reference output		
REF25	5	C2	Output	2.5V voltage reference output		
REFGND	6	C1	Power	Voltage reference negative potential		
VCM	2	D3	Input	Input common-mode voltage		
VCM2	16	C3	Input	Input common-mode voltage. Connect to VCM.		
VS+	8	A1	Power	Positive supply voltage		
VS -	7	B1	Power	Negative supply voltage		
Thermal Pad	PAD	N/A		Thermal Pad. Connect to VCM to minimize leakage on I1 pin.		

表 4-1. Pin Functions

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
Vs	Supply voltage, $V_S = (V_{S+}) - (V_{S-})$		- 0.3	13	V
	I1 or I2 to VCM		- 5.5	5.5	V
	I1, I2, and VCM	Voltage	(V _{S -}) - 0.3	(V _{S+}) + 0.3	V
		Current		20	mA
		Single-ended	(V _{S -}) - 0.3	(V _{S+}) + 0.3	V
	Auxiliary amplifier input voltage	Differential (V _{+IN}) - (V _{-IN})	- 0.3	0.3	v
	Auxiliary amplifier input current		- 10	10	mA
	Output short-circuit ⁽²⁾			Continuous	mA
	Operating temperature		- 40	125	°C
TJ	Junction temperature		- 55	150	°C
T _{stg}	Storage temperature, T _{stg}		- 60	160	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Short-circuit to ground, one amplifier per package.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Vs	Supply voltage	4.5	12.6	V
V _{REFGND}	REFGND compliance voltage	(V _{S -})	(V _{S+}) - 4.5	V
VIBIAS	IBIAS compliance voltage	(V _{S -})	(V _{S+}) - 1.0	V
I _{VREF}	Output current of REF165 or REF25 reference	- 2	5	mA
I _{I2}	I2 input current		1	mA
T _A	Specified temperature	- 40	125	°C

5.4 Thermal Information

		LOG200	
	THERMAL METRIC ⁽¹⁾	RGT (VQFN)	UNIT
		16 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	66.7	°C /W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	61.8	°C/W
R _{0 JB}	Junction-to-board thermal resistance	39.8	°C/W
ΨJT	Junction-to-top characterization parameter	3.8	°C/W
ψ _{JB}	Junction-to-board characterization parameter	39.8	°C/W



		LOG200	
	THERMAL METRIC (1)	RGT (VQFN)	UNIT
		16 PINS	
R _{0 JC(bot)}	Junction-to-case (bottom) thermal resistance	31.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.5 Electrical Characteristics

at $T_A = 25^{\circ}$ C, $V_S = 5V$ (±2.5V) to 10V (±5V), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S^-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
LOG CO	NFORMITY ERROR						
					0.004	0.017	dB
					0.05	±0.2	%
		$I_{11} = 10$ nA to 100μ A	T 010 L 0510		0.004	0.026	dB
			$T_{A} = 0^{-1}C$ to 85 ⁻¹ C		0.05	±0.3	%
					0.007	0.044	dB
					0.08	±0.5	%
		$I_{11} = 10$ nA to 1mA	T 000 / 0500		0.007	0.087	dB
	Logarithmic conformity		$I_{A} = 0^{\circ}C$ to 85°C		0.08	±1	%
	error				0.022	0.065	dB
					0.25	±0.75	%
			T 010 L 0510		0.022	0.131	dB
			$I_{A} = 0^{\circ}C$ to 85°C		0.25	±1.5	%
		$I_{11} = 1$ nA to 10mA	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C.$		0.030	0.265	dB
			$V_{\rm S} = 5V^{(1)}$		0.35	±3	%
			$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		0.044	0.265	dB
			$V_{\rm S} = 10V^{(1)}$		0.5	±3	%
TRANSF	ER FUNCTION (GAIN)						
	Initial scaling factor	I _{I1} = 100pA to 10mA			250		mV/decade
		I _{I1} = 1nA to 100µA		- 1	0.15	1	%
			T _A = 0°C to 85°C	- 1.1		1.1	
		I _{I1} = 100pA to 10mA			0.4		
	Scaling factor error		$T_{A} = 0^{\circ}C$ to 85°C, $V_{S} = 5V$		0.5		
			$T_{A} = 0^{\circ}C \text{ to } 85^{\circ}C, V_{S} = 10V$		0.7		
			$T_{A} = -40^{\circ}$ C to +125°C.				
			$V_{\rm S} = 5V^{(1)}$		3.8		
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C,$		6.3		
			$V_{\rm S} = 10V^{(1)}$				
LOGARI							
			$I_{11} = 10$ nA, $V_S = 5V$	- 3	- 0.84	3	
			I _{I1} = 10nA, V _S = 10V	- 4	- 1.6	2	
		V _{I1} - V _{CM}	I _{I1} = 100μΑ		32	50	
			I _{I1} = 100µA, T₄ = − 40°C to +125°C		42		
Voc	Offset voltage		$I_{12} = 10$ nA. $V_8 = 5V$	- 3	- 0 89	3	mV
· OS	Chool Vollage		$I_{12} = 10nA \forall c = 10\forall$	- 1	- 1.4	2	
			$1_{12} = 10000$ $V_{12} = 5V_{12}$		- 0.66	2	
		V _{I2} - V _{CM}	$\eta_2 = 100\mu A, \forall g = 3V$		0.00		
			$I_{12} = 100\mu A, V_S = 10V$		- 1.2	2	
			$T_{I2} = 100\mu A,$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		- 1.5		
N/ / IT	0.55	V _{I1} - V _{CM}			22		2//00
av _{os} /ai	Offset voltage drift	V _{I2} - V _{CM}			- 7		μν/°C
V	Input common mode			()(,)+23		(1) = 20	V
* CM	voltage			(*8-) * 2.0		(v _{S+}) 2.0	v
		$V_{\text{IBIAS}} = (V_{S+}) - 1.0V,$	I ₁₁ = 100μA	1.069	1.127	1.185	
	I _{BIAS} ratio	v _S = _S v	I ₁₁ = 10mA	1.094	1.128	1.161	A/A
		$V_{IBIAS} = (V_{S+}) - 1.0V,$	I ₁₁ = 100μA	1.069	1.127	1.184	
	V _S = 10V	I _{I1} = 10mA	1.128	1.162	1.195		

5.5 Electrical Characteristics (续)

at $T_A = 25^{\circ}$ C, $V_S = 5V$ (±2.5V) to 10V (±5V), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
LOGARI	THMIC AMPLIFIER OUTPUT	Г				1	
	0 1 1 1 1				1.3	±7.5	mV
V _{OSO}	Output onset voltage	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			2.5	±10	mV
PSRR	Power supply rejection ratio	$I_{11} = I_{12} = 1\mu A$			±0.1		mV/V
CMRR	Common-mode rejection ratio ⁽²⁾	$(V_{S-}) + 2.3V < V_{CM} < (V_{S+})$	- 2.0V, Ι _{I1} = Ι _{I2} = 1μΑ		60		dB
	Voltage output swing			(V _{S -}) + 0.3		(V _{S+}) - 0.3	V
	Short-circuit current				±20		mA
	Capacitive load				100		pF
AUXILIA	RY OPERATIONAL AMPLIF	IER		·			
	0#==+++=				46	±700	μV
	Onset voltage	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			0.07	±1	mV
	Offset voltage drift				0.53	±3	µV/°C
	land this summer t				- 0.84	±3	
	Input bias current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			- 1.2		μΑ
					18	±100	
	Input offset current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			45	±300	nA
	Input common mode voltage			(V _{S -}) + 1.0		(V _{S+}) - 1.0	V
		f = 0.1Hz to 10kHz			50		nV _{RMS}
	Input voltage noise density	f = 1kHz			4.1		nV/ \sqrt{Hz}
	Input current noise	f = 1kHz			1.2		pA/ √ Hz
		$(V_{e_{-}}) + 200 \text{mV} < V_{O} <$		126	150		
	Open-loop voltage gain	$(V_{S+}) - 200 \text{mV}, \text{R}_{L} = 10 \text{k}\Omega$	T _A = - 40°C to +125°C		126		dB
A _{OL}		$(V_{S_{-}}) + 200 \text{mV} < V_{O} <$		124	140		
		$(V_{S+}) - 200 \text{mV}, \text{R}_{\text{L}} = 2 \text{k}\Omega$	T _A = - 40°C to +125°C		124		
PSRR	Power supply rejection ratio		1		- 1		μV/V
CMRR	Common-mode rejection ratio	$(V_{S-}) + 1.0 < V_{CM} < (V_{S+})$	- 1.0		130		dB
GBW	Gain-bandwidth product	C _L = 28pF			60		MHz
	Unity-gain bandwidth				42		MHz
SR	Slew rate	2V step, G = 1			22		V / μ s
			Rising		110		
		100.1%, 2V step, G = 1	Falling		400		
ts	Settling time	T= 0.040/ 0)/ stars 0 = 4	Rising		550		ns
		100.01%, 2V step, G = 1	Falling		1100		
0	Innut conscitones	Differential			2.6		~ [
		Common-mode			0.7		μr
zo	Open-loop output impedance	f = 1MHz			7.5		Ω
CURREN	NT REFERENCE						
I _{IREF}	IREF initial current			0.98	1	1.02	μA
	IREF initial accuracy			- 2	0.3	2	%
	Temperature coefficient				35		ppm/° C
V _{IREF}	IREF compliance voltage			(V _{S -})		(V _{S+}) - 1.0	V
	Output impedance	$\Delta V_{IREF} / \Delta I_{IREF}$			3		GΩ
L	1	1					



5.5 Electrical Characteristics (续)

at $T_A = 25^{\circ}$ C, $V_S = 5V$ (±2.5V) to 10V (±5V), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S^-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAG	E REFERENCE						
V _{REF165}	REF165 initial voltage			1.645	1.65	1.655	V
	REF165 initial accuracy			- 0.3	0.06	0.3	%
V _{REF25}	REF25 initial voltage			2.494	2.5	2.506	V
	REF25 initial accuracy			- 0.24	0.05	0.24	%
	Temperature coefficient	REF165 reference, REF2	5 reference		20		ppm/ ℃
		REF165 reference, - 2m	A < I _{REF165} < 5mA		- 360		
	Load regulation	REF25 reference, - 2mA	. < I _{REF25} < 5mA		- 475		µV/mA
		5) () (REF165 reference		16		
	Line regulation	5V < V _S < 10V	REF25 reference		30		μν/ν
	Short-circuit current				- 14		mA
	Noise				4.2		μV _{RMS}
NOISE	1	- I	I			1	
			I _{I1} = 1nA		2000		
	Voltago poizo $\binom{2}{3}$		I _{I1} = 10nA		650		nV/√Hz
	Voltage holse (=) (=)	$I - IKHZ$, $I_{I2} - I_{REF}$	I _{I1} = 100nA		210		
			I _{I1} = 1μΑ		110		
FREQUE	NCY RESPONSE						
		I1 input	I _{I2} = I _{REF} , I _{I1} = 100pA		12		kHz
			$I_{12} = I_{REF}, I_{11} = 1nA$		90		
			$I_{12} = I_{REF}, I_{11} = 10nA$		0.5		MHz
			$I_{12} = I_{REF}, I_{11} = 100nA$		2.3		
			$I_{12} = I_{REF}, I_{11} = 1\mu A$		6.3		
BW	- 3dB bandwidth ^{(4) (3)}		$I_{12} = I_{REF}, I_{11} = 10\mu A \text{ to } 10mA$		20		
			I ₁₁ = I _{REF} , I ₁₂ = 100pA		0.05		kHz
			$I_{11} = I_{REF}, I_{12} = 1nA$		0.5		
		I2 input	$I_{11} = I_{REF}, I_{12} = 10nA$		5.2		
			$I_{11} = I_{REF}, I_{12} = 100nA$		55		
			$I_{11} = I_{REF}, I_{12} = 1\mu A$		0.55		MHz
			$I_{11} = I_{REF}, I_{12} = 10\mu A \text{ to } 10mA$		6		MHz
		$I_{12} = I_{REF},$	Rising		9		
		$I_{11} = 100$ pA to 1nA	Falling		30		
		$I_{12} = I_{REF},$	Rising		1.2		
		$I_{ 1} = 1$ in A to 10 hA	Falling		5		
	Step response, I1 (5) (3)	$I_{12} = I_{REF}$,	Rising		0.24		μs
		$I_{ 1} = 10$ nA to 100 nA	Falling		0.62		
		$I_{12} = I_{REF}$,	Rising		0.06		
		$I_{11} = 100$ nA to 1μ A	Falling		0.15		
		$I_{12} = I_{REF},$	Rising		0.02		
		$\eta_1 = 100\mu A$ to TmA	Falling		0.03		
POWER	SUPPLY						
IQ	Quiescent current	I _{OUTA} = I _{OUTB} = 0mA			9.5	10	mA
IQ		OUTA OUTB OTTA	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			13	

(1) The result of this calculation is dominated by the error from $T_A = 95^{\circ}C$ to $125^{\circ}C$.

(2) Output referred.

(3) Measurement parasitic C_{IN} of 3pF nominal.

(4) Assumes parasitic C_{IN} of 3pF or less.



(5) Step response is defined as 10% to 90%.

5.6 Typical Characteristics

at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)



at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)





at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)





at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{11} = 1\mu$ A, and $I_{12} = 1\mu$ A (unless otherwise noted)





at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)



at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)







at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)

at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10$ k Ω connected to $V_S / 2$, OUTB $R_L = 2$ k Ω connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{11} = 1\mu A$, and $I_{12} = 1\mu A$ (unless otherwise noted)







at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10k\Omega$ connected to $V_S / 2$, OUTB $R_L = 2k\Omega$ connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{I1} = 1\mu$ A, and $I_{I2} = 1\mu$ A (unless otherwise noted)





at $T_A = 25^{\circ}$ C, $V_S = 5V (\pm 2.5V)$ to 10V ($\pm 5V$), OUTA $R_L = 10$ k Ω connected to $V_S / 2$, OUTB $R_L = 2$ k Ω connected to $V_S / 2$, $V_{CM} = V_{REFA} = V_S / 2$, $V_{REFGND} = V_{S-}$, $I_{11} = 1$ µA, and $I_{12} = 1$ µA (unless otherwise noted)





6 Detailed Description

6.1 Overview

The LOG200 is a wide-dynamic-range current-to-voltage amplifier specifically designed to optimize current measurements across 160dB of dynamic range with unparalleled accuracy and speed for optical communications, medical diagnostics, and industrial process control measurements. The LOG200 features two logarithmic amplifiers followed by a high-accuracy differential amplifier to convert current signals into a single-ended voltage that represents the log-compressed ratio of the two currents. The current inputs are designed to feature a high-speed response from one input, and a highly accurate reference signal on the other input, allowing for a unique combination of fast transient response and high logarithmic conformity.

The LOG200 ratio is internally set to 250mV/decade of current-to-voltage conversion. The device integrates an uncommitted high-speed amplifier to allow the output to be configured for differential or filtered responses, with a fast settling time to drive successive approximation analog-to-digital converters (SAR ADCs). The LOG200 also features an integrated reference current and reference voltages, simplifying configuration of the device for common input current ranges and common-mode voltages.

6.2 Functional Block Diagram



- A. Either IREF or an external source drive I2.
- B. Either REF25, REF165, or an external source drive VCM. Comply with the input common-mode voltage constraints so that the input logarithmic amplifiers have sufficient headroom.

6.3 Feature Description

6.3.1 High Speed, Logarithmic Current-to-Voltage Conversion

The LOG200 converts current into voltage using an advanced, high-speed-amplifier architecture. By dynamically controlling the amplifier open-loop gain, the LOG200 achieves transient response from low-to-high current and high-to-low current measurements significantly faster than previous-generation logarithmic amplifiers.

The LOG200 features two current inputs, I1 and I2. The I1 input is optimized for speed, facilitating the excellent transient response of the device to changes in the measured current. The I2 input is optimized for precision and accuracy, intended for use with a current reference, such as the onboard 1 μ A reference. If an external current in excess of 100 μ A is used for I2, implement a snubber network to improve device stability.

The effective capacitance at a current input pin establishes the effective bandwidth of the corresponding feedback loop, and thus the effective device bandwidth. Photodiode capacitance and system parasitics both play a role and must be considered for stability and transient performance analyses.



6.3.2 Voltage and Current References

The LOG200 integrates two separate voltage references (2.5V and 1.65V) and a current reference (1 μ A). The voltage references are designed to be used as the input common-mode reference (2.5V) and output reference (1.65V); however, the references can also be used for other functions requiring precise voltages within the system, as long as the maximum current limitations are observed. These voltage references are established relative to the voltage applied to the REFGND pin; therefore, establish the current return path to the REFGND pin rather than to VS – . A snubber circuit improves stability when driving larger capacitive loads, and can improve noise filtering. If not using a voltage reference, place a 33pF capacitor between the corresponding pin and REFGND.

The current reference is designed to be used as the input to the I2 pin. If the current reference is instead used for another function in the system, establish the corresponding current return path to the V_{S-} supply potential. If the current reference is unused, float the corresponding pin.

6.3.3 Adaptive Photodiode Bias

The LOG200 includes an IBIAS current output feature that can be used to bias a photodiode with a voltage that is proportional to the photocurrent. The current from the IBIAS pin is nominally 1.1 times the input current of the I1 pin. When an R_{BIAS} resistance is placed in parallel with the photodiode, 1.0 times the input current is drawn through the photodiode and the remaining 0.1 times the input current flows through R_{BIAS} . This configuration establishes a bias voltage across that resistance. As the anode end of the photodiode (connected to the I1 input) is held at V_{CM} , the cathode voltage effectively rises by 0.1 × R_{BIAS} × I_1 , thus providing a current-dependent reverse bias voltage for the photodiode.

This feature creates very small bias voltages for applications with low photodiode currents, reducing the dark current of the photodiode. In applications with high photodiode currents (which often require larger photodiodes), higher reverse-bias voltages are developed, thus reducing the effective capacitance of the photodiode and increasing the effective device bandwidth. If this feature is not used, float the IBIAS pin.

6.3.4 Auxiliary Operational Amplifier

The LOG200 features an additional wide bandwidth amplifier to support functions such as single-ended to differential conversion, or single-ended gain or filter blocks. Do not use this additional amplifier as a comparator, as the amplifier is not mux-friendly and is not intended to withstand a continuous differential voltage between the input pins.

6.4 Device Functional Modes

The LOG200 has a maximum supply voltage of 12.6V (±6.3V) and a minimum supply voltage of 4.5V (±2.25V). The device has two VCM pins (not internally connected to each other). Drive both VCM pins to the same potential by one of the two onboard voltage references, or by an external source. Likewise, drive the reference input of the difference amplifier by a reference or other low-impedance source. For proper operation, do not float the VCM, VCM2, and REFA pins.

Typically, apply the test current to be measured through the I1 input. Apply a fixed reference current, whether external or provided by the onboard IREF, through the I2 input. Two external currents can be applied through I1 and I2, but only the logarithmic ratio of the two currents can be measured, rather than the absolute values of either. The IBIAS feature is used to provide a reverse voltage bias for an input photodiode. If not used, float the IBIAS pin or connect the pin to the positive supply voltage V_{S+} .

The LOG200 also features an auxiliary amplifier that is used to create a differential output voltage or for any other purpose in the system (provided the amplifier input common-mode limitations and other conditions are met). If the auxiliary amplifier is not needed, apply a midsupply voltage or one of the onboard reference voltages to the noninverting input to keep the auxiliary amplifier fixed within the input common-mode range. Short the output and inverting input together, which causes the amplifier to act as a buffer in a known state, rather than float the pins, which can lead to erratic behavior in noisy environments. Do not use the auxiliary amplifier as a comparator, as the amplifier does not support a high differential voltage between the input pins.



7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Application Information

The LOG200 is a wide-dynamic-range current-to-voltage amplifier specifically designed to optimize current measurements across 160dB of dynamic range with unparalleled accuracy and speed. The LOG200 features two logarithmic amplifiers, followed by a high-accuracy differential amplifier to convert current signals into a single-ended voltage that represents the log-compressed ratio of the two currents. The current inputs are designed to feature a high-speed response from one input, and a highly accurate reference signal on the other input, allowing for a unique combination of fast transient response and high logarithmic conformity. The LOG200 ratio is internally set to 250mV/decade of current-to-voltage conversion.

The LOG200 integrates an uncommitted high-speed amplifier to allow the output to be configured for a differential- or filtered-response output. The device also features a precise reference current and reference voltages designed to configure the device for optimized input current and common-mode voltages. The LOG200 operates with a single-ended 5V supply or bipolar ±5V supplies, with a total supply range from 4.5V to 12.6V. VCM can be driven by either of the onboard voltage references (REF25 or REF165), or by an external source. I2 can be driven by an external source but is typically driven by the onboard current reference, IREF.

7.1.1 Logarithmic Transfer Function

The LOG200 uses a differential amplifier to compare the voltage outputs of two logarithmic amplifiers. Logarithmic amplifiers rely on the feedback transistor relation of the base-emitter voltage (V_{BE}) to the collector current I_C , according to the principle:

$$V_{BE} = \left(\frac{kT}{q}\right) ln\left(\frac{l_{C}}{l_{S}}\right)$$
(1)

where

- k = the Boltzmann constant, 1.381×10^{-23} J/K
- T = absolute temperature in kelvins (K)
- q = the elementary charge, 1.602×10^{-19} C
- I_S = the transistor reverse saturation current

For the basic logarithmic amplifier implementation shown in **[3]** 7-1, the following expression holds:

$$V_{OUT} = -V_{BE} = -\left(\frac{kT}{q}\right) ln\left(\frac{I_{IN}}{I_S}\right)$$

$$(2)$$

$$V_{OUT} = -V_{BE} = -\left(\frac{kT}{q}\right) ln\left(\frac{I_{IN}}{I_S}\right)$$

$$(2)$$

图 7-1. Basic Logarithmic Amplifier



When a difference amplifier with reference voltage V_{REF} is implemented to compare the outputs of two logarithmic amplifiers with input currents I_1 and I_2 ,

$$V_{OUT2} - V_{OUT1} = \left(\frac{kT}{q}\right) \ln\left(\frac{l_1}{l_{S1}}\right) - \left(\frac{kT}{q}\right) \ln\left(\frac{l_2}{l_{S2}}\right)$$
(3)

As I_{S1} is approximately equivalent to I_{S2} by design, this equation is equivalent to:



图 7-2. LOG200 Difference Amplifier

In the LOG200, the internal input resistors of the difference amplifier have a positive temperature coefficient to compensate for the temperature dependence of the above expression. The difference amplifier also gains up the nominal output, such that the output of the LOG200 is:

$$V_{\text{LOGOUT}} = K \times \log_{10} \left(\frac{I_1}{I_2} \right) + V_{\text{REF}}$$
(5)

where *K* is the device scaling factor, nominally 250mV/decade. Thus, for each decade or order of magnitude shift in the difference of I_1 and I_2 , the device output is correspondingly shifted by 250mV (such as by 250mV for $I_1 = 10\mu$ A and $I_2 = 1\mu$ A, or by -500mV for $I_1 = 10$ nA and $I_2 = 1\mu$ A).



7.1.1.1 Logarithmic Conformity Error

The LOG200 current-input logarithmic conversions, as well as the input and gain resistors of the LOG200 outputstage difference amplifier, have some inherent mismatches (both initially and across temperature) that appear as errors at the system level. These errors are subdivided into three categories: offset error, gain or scaling factor error, and logarithmic or log conformity error (LCE). The LCE is a nonlinear error that is measured after the offset and gain errors have been calibrated, and is similar in many ways to the integrated nonlinearity error of an ADC or DAC. The LCE describes the difference between the expected value and measured value due to random nonideal behavior within the device. The LCE is defined in one of two possible ways: either as an immediate error (with units of volts) or as a maximum error envelope (expressed as a percentage). Typically, a plot of input current or logarithmic current (logarithmic scale) vs output voltage (linear scale) is used for the data set, as in 7-3.





First, a best-fit line is established to describe the device transfer function. The slope of this line as compared to the nominal scaling factor, K, establishes the scaling factor error, and the intercept of the line establishes the offset error. Next, the difference of the measured device output as compared to the point on the best-fit line is calculated for a given input condition (point on the X axis). For any given point, the result is the immediate logarithmic conformity error, and the value differs depending on the data range across that the best-fit line was established. For example, at high input currents, the LOG200 experiences self-heating due to the increased power dissipation through parasitic resistances, and these thermal effects result in higher apparent LCE within the 100 μ A to 10mA current range than is measured within the 10nA to 100 μ A current range.



图 7-4. Logarithmic Conformity Error vs I1 Input Current

Individually calculating the LCE for every possible input condition is not practical. The LCE expressed as an error envelope is more useful to circuit designers. This calculation conveys the maximum LCE expected across a



given input range as a percentage of the expected full-scale output voltage. The calculation involves iterating across a set of all measured immediate LCE values for a given range. The difference of the maximum and minimum values is then halved and normalized with a division by the output voltage span of the measurement (the difference of the maximum output voltage and minimum output voltage, typically at the two endpoints of the data set), to express LCE as a percentage of the full-scale range:

$$LCE_{\%} = \frac{LCE_{max} - LCE_{min}}{2 \times (V_{LOGOUTmax} - V_{LOGOUTmin})} \times 100\%$$
(6)

The LCE envelope can then be expressed in dB through the following relationship, where the factor of 20 is associated with amplitude. For expression in terms of optical power, this factor is 10.

$$LCE_{dB} = 20\log\left(1 - \frac{LCE_{\%}}{100\%}\right)$$
 (7)

7.1.1.2 Error Analysis Example

For an illustration of typical system error for a LOG200 implementation, consider the example use case defined by the following conditions:

PARAMETER	SYMBOL	EXAMPLE VALUE
Maximum input current	I _{max}	200µA
Minimum input current	I _{min}	10nA
Output reference voltage	V _{REF}	REF165 (1.65V)
Input reference current	I _{I2}	IREF (1µA)
Supply voltage	V _S	10V (±5V)

表 7-1. Example Design Parameters

7-2lists the major error sources, and the typical values of each under the provided conditions. Typical values are generally the sum of the mean value and one standard deviation. Calculations using these typical values tend to be conservative, as the summation of uncorrelated errors tends to result in a larger compounded total predicted error than the actual total error observed in a real system.

表 7-2. Example Error Sources

PARAMETER	SYMBOL	TYPICAL VALUE		
IREF reference current error	I _{REF_error}	0.3%		
REF165 reference error	REF165 _{error}	0.06%		
Scaling factor error	K _{error}	0.15%		
Logarithmic conformity error	LCE	0.05%		
Logarithmic amplifier output offset error	V _{OSO}	1.3mV		

These error terms are used to calculate *actual* values, as per the following equations:

$$I_{\text{REF} actual} = I_{\text{REF}} \times (1 - I_{\text{REF} error}) = 1\mu A \times (1 - 0.003) = 0.997\mu A$$
(8)

$$V_{\text{REF actual}} = V_{\text{REF165}} \times (1 + \text{REF165}_{\text{error}}) = 1.65 \text{V} \times (1 + 0.0006) = 1.65099 \text{V}$$
(9)

$$K_{actual} = K \times (1 + K_{error}) = 250 \frac{mV}{dec} \times (1 + 0.0015) = 250.375 \frac{mV}{dec}$$
(10)



Begin error analysis by solving for the nominal output voltage at the minimum and maximum currents, without considering error terms. The results are then used to approximate the contribution of the logarithmic conformity error, in mV.

$$V_{\text{LOG}_\text{nominal}_\text{atImin}} = K \times \log_{10} \left(\frac{I_{\text{min}}}{I_{\text{REF}}} \right) + V_{\text{REF}} = 250 \frac{\text{mV}}{\text{dec}} \times \log_{10} \left(\frac{10\text{nA}}{1\mu\text{A}} \right) + 1.65\text{V} = 1.15\text{V}$$
(11)

$$V_{\text{LOG}_nominal_atImax} = K \times \log_{10} \left(\frac{I_{\text{max}}}{I_{\text{REF}}} \right) + V_{\text{REF}} = 250 \frac{\text{mV}}{\text{dec}} \times \log_{10} \left(\frac{200 \mu \text{A}}{1 \mu \text{A}} \right) + 1.65 \text{V} = 2.2253 \text{V}$$
(12)

$$LCE_{atlmin} = LCE \times (V_{LOG_{nominal_{atlmin}}} - V_{REF}) = -0.0005 \times (1.15V - 1.65V) = 0.25mV$$
(13)

$$LCE_{atImax} = LCE \times (V_{LOG_nominal_atImax} - V_{REF}) = 0.0005 \times (2.2253V - 1.65V) = 0.288mV$$
(14)

Repeat this exercise, taking into account typical error values as previously calculated, and then determine the difference of the results to calculate the output error at each current level.

$$V_{\text{LOG}_{\text{actual}_{atImin}}} = K_{\text{actual}} \times \log_{10} \left(\frac{I_{\text{min}}}{I_{\text{REF}_{actual}}} \right) + V_{\text{REF}_{actual}} + V_{\text{OSO}} + \text{LCE}_{\text{atImin}} = 1.1521V$$
(15)

$$V_{\text{LOG}_{\text{actual}_{\text{atImax}}}} = K_{\text{actual}} \times \log_{10} \left(\frac{I_{\text{max}}}{I_{\text{REF}_{\text{actual}}}} \right) + V_{\text{REF}_{\text{actual}}} + V_{\text{OSO}} + \text{LCE}_{\text{atImax}} = 2.2290V$$
(16)

$$V_{LOG_error_atImin} = V_{LOG_actual_atImin} - V_{LOG_nominal_atImin} = 2.117 \text{mV}$$
(17)

$$V_{\text{LOG}_\text{error}_atImax} = V_{\text{LOG}_actual_atImax} - V_{\text{LOG}_nominal_atImax} = 3.767 \text{mV}$$
(18)

The output error at a given current level is then expressed as a percentage of the full-scale range as per 方程式 19 and 方程式 20:

$$ERROR_{full_scale_atImin} = \frac{V_{LOG_error_atImin}}{V_{LOG_nominal_atImax} - V_{LOG_nominal_atImin}} = 0.197\%$$
(19)

 $ERROR_{full_scale_atImax} = \frac{V_{LOG_error_atImax}}{V_{LOG_nominal_atImax} - V_{LOG_nominal_atImin}} = 0.350\%$ (20)



7.2 Typical Application

7.2.1 Optical Current Sensing

A common use case for the LOG200 is an optical current sense circuit, using an external photodiode. \boxtimes 7-5 shows an implementation using an InGaAs, PIN photodiode for a $\lambda = 1.31 \,\mu$ m application. This design uses ±5V supplies, and is intended for use with input currents from 10nA to 100µA. Decoupling capacitors are not shown for brevity. The design can be easily implemented using the LOG200 Evaluation Module board. For additional information, bench measurements, and examples for interfacing the LOG200 with photodiodes, see the *Perform Accurate Optical Power Measurements With The LOG200* application note.



图 7-5. LOG200 Optical Current-Sensing Application



7.2.1.1 Design Requirements

For this application, the design requirements are as follows:

- VS+ = 5V, VS = 5V, VCM = GND, REFA = GND
- IREF (1µA) connected to I2
- Input current range: $10nA \le I_1 \le 100\mu A$
- Photodiode: GP8195-12
 - V_R = 5V
 - 20pA dark current (typical)
 - 1pF typical capacitance (1.5pF maximum)
 - Spectral response range from $\lambda = 0.9 \,\mu$ m to $\lambda = 1.7 \,\mu$ m

For bench testing of the system, the following configuration is used:

- Laser diode: LPS-1310-FC
 - $\lambda = 1.31 \,\mu \,m$
 - Threshold current 5mA to 20mA
 - Current control mode used
- Laser controller: THOR CLD1010
- Variable attenuator: VOA50-FC-SM 50dB in-line
- External modulation: Agilent 33500 30MHz waveform generator

7.2.1.2 Detailed Design Procedure

The G8195-12 photodiode was used with a fixed reverse bias voltage of 5V. The cathode was connected to the VS+ 5V supply, and the anode to the I1 pin. GND is used for the VCM potential. The IBIAS feature and REF165 voltage reference were not needed; therefore, the IBIAS and REF165 pins are left floating. The auxiliary amplifier was not needed; therefore, the auxiliary amplifier was placed in a buffer configuration and used to buffer the REF25 reference voltage.

GND was used for the REFA input of the logarithmic difference amplifier. The circuit output follows the expression

$$V_{\text{LOGOUT}} = 250 \text{mV} \times \log_{10} \left(\frac{\text{I}_1}{1 \mu \text{A}} \right)$$
(21)

such that the expected output for a 100nA input is -500mV, the expected output for a 10µA input is 250mV, and so on.



7.2.1.3 Application Curves

The following figures show oscilloscope captures of the LOG200 output as the device responds to one-decade shifts in the input current. Rising and falling steps between 10nA and 100nA, and between 10 μ A and 100 μ A, were recorded. The oscilloscope was set to use the ac-coupled path.

For the current steps between 10nA and 100nA, a 10mA laser diode bias was used. A rise time of approximately 268ns and a fall time of approximately 626ns are observed.



For the current steps between 10µA and 100µA, a 13mA laser diode bias was used. A rise time of approximately 45.60ns and a fall time of approximately 55.60ns are observed.





7.3 Power Supply Recommendations

The LOG200 has a maximum supply voltage of $12.6V (\pm 6.3V)$ and a minimum supply voltage of $4.5V (\pm 2.25V)$. Decoupling capacitors must be used on the power supply and VCM pins.

In many cases, a 5V single-ended supply or \pm 5V bipolar supply is used. If the only power supply available in the system is a 3.3V single-ended supply, a boost converter is needed to achieve the 4.5V minimum operating voltage required by the LOG200. This approach can require larger decoupling capacitors to reduce the effects of power-supply ripple on the device.

7.4 Layout

7.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Make sure that both input paths of the secondary amplifier are symmetrical and well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals and thermal electromotive forces (EMFs).
- Noise can propagate into analog circuitry through the power pins of the device and of the circuit as a whole. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. Connect low-ESR, 0.1µF X7R ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Use a C0G (NP0) ceramic capacitor for the V_{CM} decoupling capacitance and place as close to the VCM pin as possible.
- Connect C0G (NP0) ceramic bypass capacitors to each of the REF165 and REF25 reference pins, as close to the pins as possible. Use a sum of 100pF to 330pF of capacitance per pin when using the reference, or 33pF if the reference is not used. When driving larger capacitive loads, use a snubber circuit, such as a 50 Ω isolation resistance driving a 100nF decoupling capacitance to REFGND. A snubber circuit of 100 Ω and 100µF can improve noise filtering.
- For photoelectric-sensing applications, place the photodiode as close as possible to the I1 pin to minimize parasitic inductance.
- Use ceramic C0G (NP0)-dielectric capacitors for any capacitance that is part of the input or output signal chain (C₃, C₄, C₅, and C_{BIAS} if implemented).
- Surround the current input traces with copper guard traces all the way from the source to the input pins of the LOG200. Remove all solder mask and silkscreen from the guard area to reduce surface-charge accumulation and prevent surface-level leakage paths. Use V_{CM} as the guard potential.
 - For ultra-low current measurements, the guard must be implemented in a three-dimensional scheme to prevent leakage currents originating in other layers from flowing into the signal path. Place additional guard copper on the next layer directly below the surface-level signal and guard traces to protect from vertical leakage paths. Surround the sensitive input traces with a via fence connecting the guard copper on different layers to complete the three-dimensional guard enclosure.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Minimize the number of thermal junctions. Preferably, the signal path is routed within a single layer without vias, with the traces as short as possible.
- Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not possible, place the device so that the effects of the thermal energy source on the high and low sides of the differential signal path are evenly matched.
- Solder the thermal pad to the PCB. For the LOG200 to properly dissipate heat and minimize leakage, connect the thermal pad to a plane or large copper pour that is electrically connected to VCM, even for lowpower applications.



7.4.2 Layout Example



图 7-11. LOG200 Example Layout



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Device Support

8.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

• Texas Instruments, LOG200 EVM User Guide

8.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

8.4 支持资源

TI E2E[™] 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

8.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

8.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.7 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Revis	sion * (August 2023) to Revision A (December 2024)	Page
•	将 RGT(VQFN,	,16)封装状态从预告信息更改为量产数据	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ MSL rating/		Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LOG200RGTR	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LOG200
LOG200RGTR.B	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LOG200
LOG200RGTT	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LOG200
LOG200RGTT.B	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LOG200

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LOG200RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LOG200RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LOG200RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
LOG200RGTT	VQFN	RGT	16	250	210.0	185.0	35.0

YBH0016



PACKAGE OUTLINE

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



YBH0016

EXAMPLE BOARD LAYOUT

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

 Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



YBH0016

EXAMPLE STENCIL DESIGN

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



GENERIC PACKAGE VIEW

VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RGT0016C



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RGT0016C

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGT0016C

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司