

Technical documentation





LMX2592

ZHCSEK3G - DECEMBER 2015 - REVISED AUGUST 2022

集成了 VCO 的 LMX2592 高性能宽带 PLLatinum™ 射频合成器

1 特性

ŦF

TEXAS

- ٠ 输出频率范围为 20 至 9800MHz
- 相位噪声性能行业领先

INSTRUMENTS

- VCO 相位噪声: 在输出为 6GHz 且偏移为 1MHz 时为 - 134.5dBc/Hz
- 归一化 PLL 本底噪声:-231dBc/Hz
- 归一化 PLL 闪烁噪声:-126dBc/Hz
- 49fs RMS 抖动 (12kHz 至 20MHz) (对于 6GHz 输出)
- 输入时钟频率高达 1400MHz
- 相位检测器频率高达 200MHz, 且在整数 N 模式中高达 400MHz
- 支持分数 N 和整数 N 模式
- 双差分输出 •
- 减少毛刺的创新型解决方案 •
- 可编程相位调整
- 可编程电荷泵电流 •
- 可编程输出功率水平
- 串行外设接口 (SPI) 或 uWire (4 线制串行接口)
- 单电源运行:3.3V ٠

2 应用

- 测试和测量设备
- 国防和雷达
- 微波回程
- 高速数据转换器的高性能时钟源
- 卫星通信

3 说明

LMX2592 是一款集成了 VCO 的低噪声宽带射频 PLL,支持的频率范围为 20MHz 至 9.8GHz。该器件 支持分数 N 和整数 N 模式,具有一个 32 位分数分频 器,支持选择合适的频率。其积分噪声为 49fs (对于 6GHz 输出),是理想的低噪声源。该器件融入了一流 的 PLL 和 VCO 积分噪声与集成的低压线性稳压器 (LDO),从而无需高性能系统中的多个分立器件。


该器件可接受高达 1.4GHz 的输入频率,与分频器及可 编程低噪声乘法器相结合,可灵活设置频率。附加的可 编程低噪声乘法器可帮助用户减轻整数边界杂散的影 响。在分数 N 模式下,该器件可将输出相位调整 32 位 分辨率。对于需要快速频率变化的应用,该器件支持耗 时小于 25µs 的快速校准选项。

使用一个 3.3V 电源即可能实现此性能。该器件支持 2 个差分输出,这两个输出也可灵活配置为单端输出。用 户可选择将其中一个编程为从 VCO (或倍压器)输 出,另一个从通道分配器输出。若不想使用,可分别禁 用每个输出。

封装信息⁽¹⁾

器件型号	说明	封装尺寸(标称值)
LMX2592RHAT LMX2592RHAR	VQFN (40)	6.00mm × 6.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1) 录。



简化版原理图





Table of Contents

1	特性	1
	应用	1
3	说明	1
4	Revision History	2
5	Pin Configuration and Functions	4
6	Specifications	6
	6.1 Absolute Maximum Ratings	6
	6.2 ESD Ratings	
	6.3 Recommended Operating Conditions	
	6.4 Thermal Information	
	6.5 Electrical Characteristics	
	6.6 Timing Requirements	8
	6.7 Typical Characteristics1	0
7	Detailed Description1	3
	7.1 Overview1	3
	7.2 Functional Block Diagram1	
	7.3 Functional Description1	3
	7.4 Device Functional Modes1	7

7.5 Programming	18
7.6 Register Maps	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	40
9.1 Device Support	40
9.2 Documentation Support	40
9.3 接收文档更新通知	40
9.4 支持资源	40
9.5 Trademarks	
9.6 Electrostatic Discharge Caution	
9.7 术语表	
10 Mechanical, Packaging, and Orderable	
Information	40

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision F (October 2017) to Revision G (August 2022)	Page
•	将封装说明从 WQFN 更改为 VQFN	
•	Added a new requirement to Vtune pin description	
•	Added HD2 and HD3 information to the <i>Electrical Characteristics</i> table	
•	Removed sentence: The CLK signal should not be high when LE transitions to low	
•	Changed the Channel Divider requirement	
•	Added a new register field, VTUNE_ADJ, in register R30	
•	Changed the position of register field, PFD_CTL, in register R13	
•	Added read only register R68, R69 and R70.	
•	Added additional requirement for register CP_ICOARSE in 表 7-16	
•	Added additional information for register MUXOUT_HDRV in 表 7-44	
•	Added a new register field, VTUNE_ADJ, in 表 7-25	
•	Changed the register R0 FCAL_LPFD_ADJ configurable values	
•	Changed the register R13 PFD_CTL position	
•	Added the R68, R69 and R70 register field descriptions	
•	Added External Loop Filter section	
•	Moved the Power Supply Recommendations and Layout sections to the Application and Imple	
	section	
С	hanges from Revision E (July 2017) to Revision F (October 2017)	Page
•	Switched the RFoutBP and RFoutBM pins in the pinout diagram	4
•	Changed register 7 and the register descriptions of 4, 20 and 46	
C	hanges from Revision D (February 2017) to Revision E (July 2017)	Page
•	Changed Channel Divider Setting as a Function of the Desired Output Frequency table	
C	hanges from Revision C (October 2016) to Revision D (January 2017)	Page

Changes from Revision C (October 2016) to Revision D (January 2017)

• 从*特性* 中删除了 < 25µs 快速校准模式项目......1


TEXAS INSTRUMENTS www.ti.com.cn

~~~~	With control 2ndSex3G - December 2015 - Revised	AUGUST 2022
•	Changed the high level input voltage minimum value of from: 1.8 to: 1.4	7
•	Changed text from: the rising edge of the LE signal to: the rising edge of the last CLK signal	
•	Changed text from: the shift registers to an actual counter to: the shift registers to a register bank	
•	Added content to the Voltage Controlled Oscillator section	
•	Changed Channel Divider Setting as a Function of the Desired Output Frequency table	
•	Changed register 0, 22, and 64 descriptions.	
С	hanges from Revision B (July 2016) to Revision C (September 2016)	
•	根据最新文档和翻译标准更新了数据表文本	
•	Changed pin 30 name from: Rext to: NC	
•	Changed CDM value from: ±1250 V to: ±750 V	<mark>6</mark>
•	Changed parameter name from: Maximum reference input frequency to: reference input frequency	7
•	Removed the charge pump current TYP range '0 to 12' and split range into MIN (0) and MAX (12) co	olumns
	7	
•	Moved all typical values in the Timing Requirements table to minimum column	8
•	Changed output frequency units from: MHz to: Hz in graphic	10
•	Changed high input value from: 700 to: 200	14
•	Changed high input value from: 1400 to: 400	14
•	Changed minimum output frequency step from: Fpd / PLL_DEN to: Fpd × PLL_N_PRE / PLL_DEN /	[Channel
	divider value]	
•	Changed text from: output dividers to: channel dividers	15
•	Changed output frequency from: 3600 to: 3550	16
•	Changed VCO frequency from: 7200 to: 7100	
•	Changed Phase shift (degrees) from: 360 × MASH_SEED / PLL_N_DEN / [Channel divider value] to	
	MASH_SEED x PLL_N_PRE / PLL_N_DEN / [Channel divider value]"	
	Changed register 7, 8, 19, 23, 32, 33, 34, 46, and 64 descriptions	
•	Added registers 20, 22, 25, 59, and 61	
•	Changed register descriptions from: Program to default to: Program to Register Map default values.	
•	Updated content in the <i>Decreasing Lock Time</i> section	
•	Changed typical application image	
•	Changed charge pump value from: 4.8 to: 20	
•	Changed R2 value from: 0.068 to: 68	
С	hanges from Revision A (December 2015) to Revision B (July 2016)	Page
•	Added VCO Calibration Time to Electrical Characteristics	7
•	Added registers 2, 4, and 62 to <i>Register Table</i>	
•	Changed register 38 in <i>Register Table</i>	
•	Added R2 Register Field Descriptions	
•	Added R4 Register Field Descriptions	
•	Added R62 Register Field Descriptions	
С	hanges from Revision * (December 2015) to Revision A (December 2015)	Page

• 将器件状态从"产品预发布"更新至"量产数据"并发布了完整数据表.....1



# **5** Pin Configuration and Functions



# 图 5-1. RHA Package 40-Pin VQFN Top View

#### 表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
CE	1	Input	Chip Enable input. Active high powers on the device.		
CPout	12	Output	Charge pump output. Recommend connecting C1 of loop filter close to pin.		
CSB	24	Input	SPI chip select bar or uWire latch enable (abbreviated as LE in 图 6-1). High impedance CMOS input. 1.8 to 3.3-V logic.		
DAP	GND	Ground	RFout ground.		
GND	2, 4, 6, 13, 14, 25, 31, 34, 39, 40	Ground	VCO ground.		
MUXout	20	Output	Programmable with register MUXOUT_SEL to be readback SDO or lock detect indicator (active high).		
NC	5, 28, 30, 32	_	Not connected.		
OSCinP	8	Input	Differential reference input clock (+). High input impedance. Requires connecting series capacitor (0.1-µF recommended).		
OSCinM	9	Input	Differential reference input clock ( - ). High input impedance. Requires connecting series capacitor (0.1-µF recommended).		
RFoutAM	22	Output	Differential output A ( $-$ ). This output requires a pullup component for proper biasing. A 50- $\Omega$ resistor or inductor may be used. Place as close to output as possible.		
RFoutAP	23	Output	Differential output A (+). This output requires a pullup component for proper biasing. A 50- $\Omega$ resistor or inductor may be used. Place as close to output as possible.		
RFoutBP	19	Output	Differential output B (+). This output requires a pullup component for proper biasing. A 50- $\Omega$ resistor or inductor may be used. Place as close to output as possible.		
RFoutBM	18	Output	Differential output B ( $-$ ). This output requires a pullup component for proper biasing. A 50- $\Omega$ resistor or inductor may be used. Place as close to output as possible.		
SCK	16	Input	SPI or uWire clock (abbreviated as CLK in 图 6-1). High impedance CMOS input. 1.8 to 3.3-V logic.		



# 表 5-1. Pin Functions (continued)

PIN		ТҮРЕ	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
SDI	17	Input	SPI or uWire data (abbreviated as DATA in 图 6-1). High impedance CMOS input. 1.8 to 3.3-V logic.		
VbiasVARAC	33	Bypass	VCO varactor internal voltage, access for bypass. Requires connecting 10- $\mu\text{F}$ capacitor to VCO ground.		
VbiasVCO	3	Bypass	VCO bias internal voltage, access for bypass. Requires connecting 10- $\mu$ F capacitor to VCO ground. Place close to pin.		
VbiasVCO2	27	Bypass	VCO bias internal voltage, access for bypass. Requires connecting 1- $\mu F$ capacitor to VCO ground.		
V _{CC} BUF	21	Supply	Output buffer supply. Requires connecting 0.1-µF capacitor to RFout ground.		
V _{CC} CP	11	Supply	Charge pump supply. Recommend connecting 0.1-µF capacitor to charge pump ground.		
V _{CC} DIG	7	Supply	Digital supply. Recommend connecting 0.1-µF capacitor to digital ground.		
V _{CC} MASH	15	Supply	Digital supply. Recommend connecting 0.1-µF and 10-µF capacitor to digital ground.		
V _{CC} VCO	37	Supply	VCO supply. Recommend connecting 0.1- $\mu$ F and 10- $\mu$ F capacitor to ground.		
V _{CC} VCO2	26	Supply	VCO supply. Recommend connecting 0.1- $\mu$ F and 10- $\mu$ F capacitor to VCO ground.		
VrefVCO	36	Bypass	VCO supply internal voltage, access for bypass. Requires connecting 10-µF capacitor to ground.		
VrefVCO2	29	Bypass	VCO supply internal voltage, access for bypass. Requires connecting 10-µF capacitor to VCO ground.		
VregIN	10	Bypass	Input reference path internal voltage, access for bypass. Requires connecting $1-\mu F$ capacitor to ground. Place close to pin.		
VregVCO	38	Bypass	VCO supply internal voltage, access for bypass. Requires connecting 1-µF capacitor to ground.		
Vtune	35	Input	VCO tuning voltage input. This signal should be kept away from noise sources. Connect a 3.3-nF or more capacitor to VCO ground.		



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Power supply voltage	- 0.3	3.6	V
V _{IN}	Input voltage to pins other than $V_{CC}$ pins	- 0.3	V _{CC} + 0.3	V
V _{OSCin}	Voltage on OSCin (pin 8 and pin 9)	≤1.8 with V _{CC} Applied	$\leqslant$ 1 with V _{CC} = 0	Vpp
TL	Lead temperature (solder 4 s)		260	°C
TJ	Junction temperature	- 40	150	°C
T _{stg}	Storage temperature	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V
		Machine model (MM) ESD stress voltage	±250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2500 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1250 V may actually have higher performance.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{CC}	Power supply voltage	3.15	3.45	V
T _A	Ambient temperature	- 40	85	°C
TJ	Junction temperature		125	°C

# 6.4 Thermal Information

	θ JC(top) Junction-to-case (top) thermal resistance	LMX2592	
	THERMAL METRIC ⁽¹⁾	RHA (VQFN)	UNIT
		40 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	30.5	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	15.3	°C/W
R _{0 JB}	Junction-to-board thermal resistance	5.4	°C/W
[∲] JT	Junction-to-top characterization parameter	0.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	5.3	°C/W
R _{0 JC(bot)}	Junction-to-case (bottom) thermal resistance	0.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



# **6.5 Electrical Characteristics**

 $\begin{array}{l} 3.15~V \leqslant V_{CC} \leqslant 3.45~V, ~~-40^\circ C \leqslant T_A \leqslant 85^\circ C.\\ Typical values are at V_{CC} = 3.3~V, 25^\circ C \mbox{ (unless otherwise noted)} \end{array}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUF	PPLY						
V _{CC}	Supply voltage				3.3		V
I _{cc}	Supply current	Single 6-GF	Iz, 0-dBm output ⁽¹⁾		250		mA
PD	Powerdown current	3.7			mA		
OUTPUT CH	ARACTERISTICS			1			
F _{out}	Output frequency			20		9800	MHz
P _{out}	Typical high output power	Output = 3 ( ended ⁽²⁾	GHz, 50- $\Omega$ pullup, single-		8		dBm
Tcal	VCO calibration time	Reference i desired out	nput = 100 MHz, 7-GHz put ⁽⁸⁾		590	800	μs
INPUT SIGN	AL PATH						
REFin	Reference input frequency			5		1400	MHz
REFv	Reference input voltage	AC-coupled	, differential ⁽³⁾	0.2		2	Vppd
MULin	Input signal path multiplier input frequency			40		70	MHz
MULout	Input signal path multiplier output frequency			180		250	MHz
PHASE DETI	ECTOR AND CHARGE PUMP						
PDF	Dhase datastar fraguency			5		200	MHz
PDF	Phase detector frequency	Extended ra	inge mode ⁽⁴⁾	0.25		400	MHz
CPI	Charge pump current	Programmable		0		12	mA
PLL PHASE	NOISE						
PLL_flicker_Nor m	Normalized PLL Flicker Noise ⁽⁵⁾				- 126		dBc/Hz
PLL_FOM	Normalized PLL Noise Floor (PLL Figure of Merit) ⁽⁵⁾				- 231		dBc/Hz
VCO							
∆ T _{CL}	Allowable temperature drift ⁽⁶⁾	VCO not be	ing recalibrated			125	°C
		100 kHz			- 118.8		
		1 MHz			- 140.3		
	Output = 3 GHz	10 MHz			- 155.1		
		100 MHz			- 156.3		
		100 kHz			- 112.6		
		1 MHz			- 134.2		
PN _{open loop}	Output = 6 GHz	10 MHz			- 152.6		dBc/Hz
		100 MHz			- 156.2		
		100 kHz			- 108.2		
	Output = 9.8 GHz				- 129.1		
		1 MHz					
		10 MHz			- 140.5		
		100 MHz			- 141.1		
NAKMONIC	DISTORTION ⁽⁷⁾	0.011					
HD_fund	Harmonic Distortion fundamental feed- through with doubler enabled	8 GHz, VCO doubler enabled	Fundamental (4 GHz)		- 26		



UNIT

dBc

dBc

V

V

μA

uА

V

V

MHz

MHz

# 3.15 V $\leqslant$ V_{CC} $\leqslant$ 3.45 V, - 40°C $\leqslant$ T_A $\leqslant$ 85°C. Typical values are at V_{CC} = 3.3 V, 25°C (unless otherwise noted)

#### PARAMETER **TEST CONDITIONS** MIN TYP MAX Testing output A, output at 5 GHz, output HD2 2nd Order Harmonic Distortion⁽⁹⁾ - 27 power level at 8.5-dBm, single-ended HD3 3rd Order Harmonic Distortion⁽⁹⁾ - 25 output, other end terminated with 50 $\Omega$ . DIGITAL INTERFACE VIH High level input voltage 1.4 Vcc VIL Low level input voltage 0 0.4 High level input current - 25 25 $I_{\rm H}$ Low level input current - 25 25 $I_{IL}$ $V_{CC}$ V_{он} High level output voltage Load/Source Current of - 350 µA 0.4 VOL Load/Sink Current of 500 µA 0.4 Low level output voltage SPIW Highest SPI write speed 75 SPIR 50 SPI read speed

(1) For typical total current consumption of 250 mA: 100-MHz input frequency, OSCin doubler bypassed, pre-R divider bypassed, multiplier bypassed, post-R divider bypassed, 100-MHz phase detector frequency, 0.468-mA charge pump current, channel divider off, one output on, 6GHz output frequency, 50- Ω output pullup, 0-dBm output power (differential). See the *Application and Implementation* section for more information.

(2) For a typical high output power for a single-ended output, with 50- Ω pullup on both M and P side, register OUTx_POW = 63. Un-used side terminated with 50- Ω load.

- (3) There is internal voltage biasing so the OSCinM and OSCinP pins must always be AC-coupled (capacitor in series). Vppd is differential peak-to-peak voltage swing. If there is a differential signal (two are negative polarity of each other), the total swing is one subtracted by the other, each should be 0.1 to 1-Vppd. If there is a single-ended signal, it can have 0.2 to 2 Vppd. See the *Application and Implementation* section for more information.
- (4) To use phase detector frequencies lower than 5-MHz set register FCAL_LPFD_ADJ = 3. To use phase detector frequencies higher than 200 MHz, you must be in integer mode, set register PFD_CTL = 3 (to use single PFD mode), set FCAL_HPFD_ADJ = 3. For more information, see the *Detailed Description* section.
- (5) The PLL noise contribution is measured using a clean reference and a wide loop bandwidth and is composed into flicker and flat components. PLL_flat = PLL_FOM + 20 × log(Fvco/Fpd) + 10 × log(Fpd / 1Hz). PLL_flicker (offset) = PLL_flicker_Norm + 20 × log(Fvco / 1GHz) 10 × log(offset / 10kHz). Once these two components are found, the total PLL noise can be calculated as PLL_Noise = 10 × log(10^{PLL_Flat / 10} + 10^{PLL_flicker / 10}).
- (6) Not tested in production. Ensured by characterization. Allowable temperature drift refers to programming the device at an initial temperature and allowing this temperature to drift without reprogramming the device, and still have the device stay in lock. This change could be up or down in temperature and the specification does not apply to temperatures that go outside the recommended operating temperatures of the device.
- (7) Not tested in production. Typical numbers from characterization with output settings: 50- Ω pullup, OUTA_POW = 15, channel divider off.
- (8) The is the calibration time from the time of FCAL_EN = 1 is triggered to the calibration algorithm completing and output at 7 GHz. A reference input signal of 100 MHz is used and register CAL_CLK_DIV = 0 for state machine clock to be 100 MHz. Faster calibration times can be achieve through changes of other register settings. See the *Application and Implementation* section for more information. This parameter is ensured by bench.
- (9) This parameter is verified by characterization on evaluation board, not tested in production.

# 6.6 Timing Requirements

$3.15 V \leq V_{CC} \leq 3.45 V_{CC}$	$_{ m A}$ – 40°C $\leqslant$ T _A $\leqslant$ 85°C	except as specified. Typical	values are at V _{CC} = 3.3 V, T _A = $25^{\circ}$ C
---------------------------------------	--------------------------------------------------------------	------------------------------	------------------------------------------------------------------------

			MIN	TYP	MAX	UNIT
MICROV	VIRE TIMING					
tES	Clock to enable low time		5			ns
tCS	Data to clock setup time		2			ns
tCH	Data to clock hold time		2			ns
tCWH	Clock pulse width high	See 图 6-1	5			ns
tCWL	Clock pulse width low		5			ns
tCES	Enable to clock setup time		5			ns
tEWH	Enable pulse width high	1	2			ns






图 6-1. Serial Data Input Timing Diagram


There are several considerations for programming:

- A slew rate of at least 30 V/µs is recommended for the CLK, DATA, LE
- The DATA is clocked into a shift register on each rising edge of the CLK signal. On the rising edge of the last CLK signal, the data is sent from the shift registers to a register bank
- The LE pin may be held high after programming and clock pulses are ignored
- When CLK and DATA lines are shared between devices, TI recommends diving down the voltage to the CLK, DATA, and LE pins closer to the minimum voltage. This provides better noise immunity
- If the CLK and DATA lines are toggled while the VCO is in lock, as is sometimes the case when these lines are shared with other parts, the phase noise may be degraded during the time of this programming



# 6.7 Typical Characteristics


 $T_A = 25^{\circ}C$  (unless otherwise noted)






# 6.7 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)



# 6.7 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)





# 7 Detailed Description

# 7.1 Overview

The LMX2592 is a high performance wideband synthesizer (PLL with integrated VCO). The output frequency range is from 20 MHz to 9.5 GHz. The VCO core covers an octave from 3.55 to 7.1 GHz. The output channel divider covers the frequency range from 20 MHz to the low bound of the VCO core. The VCO-doubler covers the frequency range from the upper bound of the VCO to 9800MHz.


The input signal frequency has a wide range from 5 to 1400 MHz. Following the input, there is an programmable OSCin doubler, a pre-R divider (previous to multiplier), a multiplier, and then a post-R divider (after multiplier) for flexible frequency planning between the input (OSCin) and the phase detector.

The phase detector (PFD) can take frequencies from 5 to 200 MHz, but also has extended modes down to 0.25 MHz and up to 400 MHz. The phase-lock loop (PLL) contains a Sigma-Delta modulator (1st to 4th order) for fractional N-divider values. The fractional denominator is programmable to 32-bit long, allowing a very fine resolution of frequency step. There is a phase adjust feature that allows shifting of the output phase in relation to the input (OSCin) by a fraction of the size of the fractional denominator.

The output power is programmable and can be designed for high power at a specific frequency by the pullup component at the output pin.

The digital logic is a standard 4-wire SPI or uWire interface and is 1.8-V and 3.3-V compatible.


# 7.2 Functional Block Diagram



# 7.3 Functional Description

# 7.3.1 Input Signal

An input signal is required for the PLL to lock. The input signal is also used for the VCO calibration, so a proper signal needs to be applied before the start of programming. The input signal goes to the OSCinP and OSCinM pins of the device (there is internal biasing which requires AC-coupling caps in series before the pin). This is a differential buffer so the total swing is the OSCinM signal subtracted by the OSCinP signal. Both differential signals and single-ended signal can be used. Below is an example of the max signal level in each mode. It is important to have proper termination and matching on both sides (see *Application and Implementation*).



# 图 7-1. Differential vs. Single-Ended Mode



# 7.3.2 Input Signal Path

The input signal path contains the components between the input (OSCin) buffer and the phase detector. The best PLL noise floor is achieved with a 200-MHz input signal for the highest dual-phase detector frequency. To address a wide range of applications, the input signal path contains the below components for flexible configuration before the phase detector. Each component can be bypassed. See  $\frac{1}{8}$  7-1 for usage boundaries if engaging a component.

- OSCin doubler: This is low noise frequency doubler which can be used to multiply input frequencies by two. The doubler uses both the rising and falling edge of the input signal so the input signal must have 50% duty cycle if enabling the doubler. The best PLL noise floor is achieved with 200-MHz PFD, thus the doubler is useful if, for example, a very low-noise, 100-MHz input signal is available instead.
- Pre-R divider: This is a frequency divider capable of very high frequency inputs. Use this to divide any input frequency up to 1400-MHz, and then the post-R divider if lower frequencies are needed.
- Multiplier: This is a programmable, low noise multiplier. In combination with the Pre-R and Post-R dividers, the multiplier offers the flexibility to set a PFD away from frequencies that may create critical integer boundary spurs with the VCO and output frequencies. See the *Application and Implementation* section for an example. The user should not use the doubler while using the low noise programmable multiplier.
- 表 7-1. Boundaries for Input Path Components INPUT OUTPUT LOW (MHz) HIGH (MHz) LOW (MHz) HIGH (MHz) 1400 Input signal 5 OSCin doubler 5 200 10 400 5 Pre-R divider 10 1400 700 70 Multiplier 40 180 250 250 0.25 Post-R divider 5 125 PFD 400 0.25
- Post-R divider: Use this divider to divide down to frequencies below 5 MHz in extended PFD mode.

# 7.3.3 PLL Phase Detector and Charge Pump

The PLL phase detector, also known as phase frequency detector (PFD), compares the outputs of the post-R divider and N divider and generates a correction current with the charge pump corresponding to the phase error until the two signals are aligned in phase (the PLL is locked). The charge pump output goes through external components (loop filter) which turns the correction current pulses into a DC voltage applied to the tuning voltage (Vtune) of the VCO. The charge pump gain level is programmable and allow to modify the loop bandwidth of the PLL.

The default architecture is a dual-loop PFD which can operate between 5 to 200 MHz. To use it in extended range mode the PFD has to be configured differently:

- Extended low phase detector frequency mode: For frequencies between 250 kHz and 5 MHz, low PFD mode can be activated (FCAL_LPFD_ADJ = 3). PLL_N_PRE also needs to be set to 4.
- Extended high phase detector frequency mode: For frequencies between 200 and 400 MHz, high PFD mode can be activated (FCAL_HPFD_ADJ = 3). The PFD also has to be set to single-loop PFD mode (PFD_CTL = 3). This mode only works if using integer-N, and PLL noise floor will be about 6-dB higher than in dual-loop PFD mode.

# 7.3.4 N Divider and Fractional Circuitry

The N divider (12 bits) includes a multi-stage noise shaping (MASH) sigma-delta modulator with programmable order from 1st to 4th order, which performs fractional compensation and can achieve any fractional denominator from 1 to  $(2^{32} - 1)$ . Using programmable registers, PLL_N is the integer portion and PLL_NUM / PLL_DEN is the fractional portion, thus the total N divider value is determined by PLL_N + PLL_NUM / PLL_DEN. This allows the output frequency to be a fractional multiplication of the phase detector frequency. The higher the denominator the finer the resolution step of the output. There is a N divider prescaler (PLL_N_PRE) between the



VCO and the N divider which performs a division of 2 or 4. 2 is selected typically for higher performance in fractional mode and 4 may be desirable for lower power operation and when N is approaching max value.

Fvco = Fpd × PLL_N_PRE × (PLL_N + PLL_NUM / PLL_DEN)

Minimum output frequency step = Fpd × PLL_N_PRE / PLL_DEN / [Channel divider value]

Typically, higher modulator order pushes the noise out in frequency and may be filtered out with the PLL. However, several tradeoff needs to be made. 表 7-2 shows the suggested minimum N value while in fractional mode as a function of the sigma-delta modulator order. It also describe the recommended register setting for the PFD delay (register PFD_DLY_SEL).

### 表 7-2. MASH Order and N Divider

	INTEGER-N	1st ORDER	2nd ORDER	3rd ORDER	4th ORDER
Minimum N divider (low bound)	9	11	16	18	30
PFD delay recommended setting (PFD_DLY_SEL)	1	1	2	2	8

# 7.3.5 Voltage Controlled Oscillator

The voltage controlled oscillator (VCO) is fully integrated. The frequency range of the VCO is from 3.55 to 7.1 GHz so it covers one octave. Channel dividers allow the generation of all other lower frequencies. The VCO-doubler allow the generation of all other higher frequencies. The output frequency of the VCO is inverse proportional to the DC voltage present at the tuning voltage point on pin Vtune. The tuning range is 0 V to 2.5 V. 0 V generates the maximum frequency and 2.5 V generates the minimum frequency. This VCO requires a calibration procedure for each frequency selected to lock on. Each VCO calibration will force the tuning voltage to mid value and calibrate the VCO circuit. Any frequency setting in fast calibration occurs in the range of Vtune pin 0 V to 2.5 V. The VCO is designed to remained locked over the entire temperature range the device can support.  $\frac{1}{7}$  7-3 shows the VCO gain as a function of frequency.

kVCO (MHz/V)
28
30
33
36
41
47
51

# 表 7-3. Typical kVCO

# 7.3.6 VCO Calibration

The VCO calibration is responsible of setting the VCO circuit to the target frequency. The frequency calibration routine is activated any time that the R0 register is programmed with the FCAL_EN = 1. A valid input (OSCin) signal to the device must present before the VCO calibration begins. To see how to reduce the calibration time, refer to the *Application and Implementation* section.

#### 7.3.7 VCO Doubler

To go above the VCO upper bound, the VCO-doubler must be used (VCO_2X_EN=1). The doubling block can be enabled while the VCO is between 3.55 GHz (lowest VCO frequency) and 4.9 GHz. When VCO doubler is enabled, the N divider prescalar is automatically forced to divide by 4.



# 7.3.8 Channel Divider




图 7-2. Channel Divider Diagram

To go below the VCO lower bound, the channel divider must be used. The channel divider consists of three programmable dividers controlled by the registers CHDIV_SEG1, CHDIV_SEG2, CHDIV_SEG3. The Multiplexer (programmed with register CHDIV_SEG_SEL) selects which divider is included in the path. The minimum division is 2 while the maximum division is 192. Un-used dividers can be powered down to save current consumption. The entire channel divider can be powered down with register CHDIV_EN = 0 or selectively setting registers CHDIV_SEG1_EN = 0, CHDIV_SEG2_EN = 0, CHDIV_SEG3_EN = 0. Unused buffers may also be powered down with registers CHDIV_DISTA_EN and CHDIV_DIST_EN. There are restrictions on the maximum VCO frequency when channel divider is engaged.

OUTPUT FRE	QUENCY (MHz)		CHDIV SEGMEN	т	TOTAL	VCO FREQU	JENCY (MHz)
MIN	MAX	SEG1	SEG2	SEG3	DIVISION	MIN	MAX
1775	3550	2	1	1	2	3550	7100
1184	2200	3	1	1	3	3552	6600
888	1184	2	2	1	4	3552	4736
592	888	3	2	1	6	3552	5328
444	592	2	4	1	8	3552	4736
296	444	2	6	1	12	3552	5328
222	296	2	8	1	16	3552	4736
148	222	3	8	1	24	3552	5328
111	148	2	8	2	32	3552	4736
99	111	3	6	2	36	3564	3996
74	99	3	8	2	48	3552	4752
56	74	2	8	4	64	3584	4736
37	56	2	8	6	96	3552	5376
28	37	2	8	8	128	3584	4736
20	28	3	8	8	192	3840	5376

表 7-4. Channel Divider vs VCO Frequency



# 7.3.9 Output Distribution




图 7-3. Output Distribution Diagram

For each output A or B, there is a mux which select the VCO output directly or the channel divider output. Before these selection MUX there are several buffers in the distribution path which can be configured depending on the route selected. By disabling unused buffers, unwanted signals can be isolated and unneeded current consumption can be eliminated.

# 7.3.10 Output Buffer

Each output buffer (A and B) have programmable gain with register OUTA_POW and OUTB_POW. The RF output buffer configuration is open-collector and requires an external pullup from RFout pin to  $V_{CC}$ . There are two pullup options that can be used with either resistor or inductor. Refer to the *Application and Implementation* section for design considerations.

- Resistor pullup: placing a 50- Ω resistor pullup matches the output impedance to 50- Ω. However, maximum output power is limited. Output buffer current settings should be set to a value before output power is saturated (output power increases less for every step increase in output current value).
- 2. Inductor pullup: placing an inductor pullup creates a resonance at the frequency of interest. This offers higher output power for the same current and higher maximum output power. However, the output impedance is higher and additional matching may be required..

# 7.3.11 Phase Adjust

Phase shift (degrees) = 360 × MASH_SEED × PLL_N_PRE / PLL_N_DEN / [Channel divider value] (1)

# 7.4 Device Functional Modes

#### 7.4.1 Power Down

Power up and down can be achieved using the CE pin (logic HIGH or LOW voltage) or the POWERDOWN register bit (0 or 1). When the device comes out of the powered-down state, either by pulling back CE pin HIGH (if it was powered down by CE pin) or by resuming the POWERDOWN bit to 0 (if it was powered down by register write), it is required that register R0 be programmed again to re-calibrate the device.

# 7.4.2 Lock Detect

The MUXout pin can be configured to output a signal that gives an indication for the PLL being locked. If lock detect is enabled ( $LD_EN = 1$ ) and the MUXout pin is configured as lock detect output (MUXOUT_SEL = 1),



when the device is locked, the MUXout pin output is a logic HIGH voltage, and when the device is unlocked, MUXout output is a logic LOW voltage.

# 7.4.3 Register Readback

The MUXout pin can be programmed (MUXOUT_SEL = 0) to use register readback serial data output. Timing requirements for MUXout to CLK follow the same specifications as Data to CLK in *Timing Requirements*. To read back a certain register value, use the following steps:

- 1. Set the R/W bit to 1; the data field contents are ignored.
- 2. Program this register to the device, readback serial data will be output starting at the 9th clock.




图 7-4. Register Readback Timing Diagram

# 7.5 Programming

The programming using 24-bit shift registers. The shift register consists of a R/W bit (MSB), followed by a 7-bit address field and a 16-bit data field. For the R/W (bit 23), 1 is read and 0 is write. The address field ADDRESS (bits 22:16) is used to decode the internal register address. The remaining 16 bits form the data field DATA (bits 15:0). While CSB is low, serial data is clocked into the shift register upon the rising edge of clock (data is programmed MSB first). When CSB goes high, data is transferred from the data field into the selected register bank.

# 7.5.1 Recommended Initial Power on Programming Sequence

When the device is first powered up, the device needs to be initialized and the ordering of this programming is very important. After this sequence is completed, the device should be running and locked to the proper frequency.

- 1. Apply power to the device and ensure the  $V_{CC}$  pins are at the proper levels
- 2. Ensure that a valid reference is applied to the OSCin pin
- 3. Soft reset the device (write R0[1] = 1)
- 4. Program the remaining registers
- 5. Frequency calibrate (write R0[3] = 1)

# 7.5.2 Recommended Sequence for Changing Frequencies

The recommended sequence for changing frequencies is as follows:

- 1. Set the new N divider value (write R38[12:1])
- 2. Set the new PLL numerator (R45 and R44) and denominator (R41 and R40)
- 3. Frequency calibrate (write R0[3] = 1)



# 7.6 Register Maps

# 7.6.1 LMX2592 Register Map - Default Values

					40	40		10							r Tabl		_		_			•		
REG	23 R/	22	21	20	19	18 5[6:0]	17	16	15	14	13	12	11	10	9	8	7 A [15:0]	6	5	4	3	2	1	0
	W N			ADDI	KE 30	slo:o]										DAI	A [15:0]							
0	R/ W	0	0	0	0	0	0	0	0	0	LD_EN	0	0	0	1		HPFD ADJ		_LPFD_ \DJ	ACA L_E N	FCAL_EN	MUXO UT_S EL	RES ET	POWE RDOW N
1	R/ W	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	1	CA	L_CLK	_DIV
2	R/ W	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
4	R/ W	0	0	0	0	1	0	0				ACAL_CN	/IP_DLY	,			0	1	0	0	0	0	1	1
7	R/ W	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	1	1	0	0	1	0
8	R/ W	0	0	0	1	0	0	0	0	0	VCO_ID AC_OV R	1	0	VCO_ CAPC TRL_ OVR	0	0	1	0	0	0	0	1	0	0
9	R/ W	0	0	0	1	0	0	1	0	0	0	0	OSC _2X	0	REF_E N	1	0	0	0	0	0	0	1	0
10	R/ W	0	0	0	1	0	1	0	0	0	0	1		1	MULT		1	1	0	1	1	0	0	0
11	R/ W	0	0	0	1	0	1	1	0	0	0	0				PLI	R				1	0	0	0
12	R/ W	0	0	0	1	1	0	0	0	1	1	1						PLI	R_PRE		1			
13	R/ W	0	0	0	1	1	0	1	0	CP_E N	0	0	0	0	0	0	0	0	0	0	0	0	PFI	D_CTL
14	R/ W	0	0	0	1	1	1	0	0	0	0	0			CP_IDN					CP_I	UP		CP_I	COARSE
19	R/ W	0	0	1	0	0	1	1	0	0	0	0					VCO_ID	AC				1	0	1
20	R/ W	0	0	1	0	1	0	0	0	0	0	0	0	0	0				ACAL_	_VCO_	IDAC_STRT	-		
22	R/ W	0	0	1	0	1	1	0	0	0	1	0	0	0	1	1				vco_	_CAPCTRL			
23	R/ W	0	0	1	0	1	1	1	1	FCAL _VC O_S EL_S TRT	V	CO_SEL		VCO_ SEL_ FORC E	0	0	0	1	0	0	0	0	1	0
24	R/ W	0	0	1	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	0	0	1
25	R/ W	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
28	R/ W	0	0	1	1	1	0	0	0	0	1	0	1	0	0	1	0	0	1	0	0	1	0	0
29	R/ W	0	0	1	1	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0
30	R/ W	0	0	1	1	1	1	0	0	0	0	0	0	MASH _DITH _ER	0	0	VTUNE	_ADJ	1	1	0	1	0	VCO_2 X_EN
31	R/ W	0	0	1	1	1	1	1	0	0	0	0	0	VCO_ DIST B_PD	VCO_D ISTA_P D	0	CHDIV _DIST _PD	0	0	0	0	0	0	1
32	R/ W	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	1	0	1	0
33	R/ W	0	1	0	0	0	0	1	0	0	1	0	1	0	1	0	0	0	0	0	1	0	1	0
34	R/ W	0	1	0	0	0	1	0	1	1	0	0	0	0	1	1	1	1	CHDIV _EN	0	1	0	1	0
35	R/ W	0	1	0	0	0	1	1	0	0	0		CHDI	/_SEG2		CHD IV_S EG3 _EN	_SEG	0	0	1	1	CHDIV _SEG 1	CHD IV_S EG1 _EN	1



LMX2592 ZHCSEK3G - DECEMBER 2015 - REVISED AUGUST 2022

										X	립 7-5.	Regis	ster	Table	e (con	tinu	ed)							
REG	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R/ W			ADDI	RESS	6:0]										DAT	A [15:0]							
36	R/ W	0	1	0	0	1	0	0	0	0	0	0	CHDI V_DI STB_ EN	CHDI V_DIS TA_E N	0	0	0	СНІ	DIV_SEG_	_SEL		CHDIV_	SEG3	
37	R/ W	0	1	0	0	1	0	1	0	1	0	PLL_N _PRE	0	0	0	0	0	0	0	0	0	0	0	0
38	R/ W	0	1	0	0	1	1	0	0	0	0						PL	L_N	•					0
39	R/ W	0	1	0	0	1	1	1	1	0		1	PFD_	DLY			0	0	0	0	0	1	0	0
40	R/ W	0	1	0	1	0	0	0		1						PLL_D	EN[31:1	6]		1	1			
41	R/ W	0	1	0	1	0	0	1								PLL_C	DEN[15:0	]						
42	R/ W	0	1	0	1	0	1	0							Μ	ASH_S	SEED[31	16]						
43	R/ W	0	1	0	1	0	1	1							Ν	ASH_	SEED[15	:0]						
44	R/ W	0	1	0	1	1	0	0								PLL_N	UM[31:1	6]						
45	R/ W	0	1	0	1	1	0	1								PLL_N	IUM[15:0	]						
46	R/ W	0	1	0	1	1	1	0	0	0			OUTA_	POW			OUTB _PD	OUT A_P D	1	0	0	MA	SH_OF	RDER
47	R/ W	0	1	0	1	1	1	1	0	0	0	OUTA	MUX	0	0	0	1	1		1	OUTB_	POW		
48	R/ W	0	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	OUT	B_MUX
59	R/ W	0	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	MUXO UT_HD RV	0	0	0	0	0
61	R/ W	0	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LD_TY PE
62	R/ W	0	1	1	1	1	1	0	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						0							
64	R/ W	1	0	0	0	0	0	0	0	0	0 0 0 0 ACAL_ FCA AJUMP_SIZE 1 FJUMP_SIZE 1 FJUMP_SIZE													
68	R	1	0	0	0	1	0	0	0															
69	R	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0				rb_VC0	D_CAPCTR	L.		
70	R	1	0	0	0	1	1	0	0	0	0	0	0	0	0				rb_	VCO_E	DACISET			

# 7.6.1.1 Register Descriptions

# 表 7-5. R0 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:14		R/W		Program to Register Map default values
13	LD_EN	R/W	1	Lock detect enable 1: enable 0: disable
12:9		R/W		Program to Register Map default values
8:7	FCAL_HPFD_ADJ	R/W	0	Used for when PFD freq is high 3: PFD > 200 MHz 2: PFD > 150 MHz 1: PFD > 100 MHz 0: not used
6:5	FCAL_LPFD_ADJ	R/W	0	Used for when PFD freq is low 3: PFD < 2.5 MHz 2: 2.5 MHz ≤ PFD < 5 MHz 1: 5 MHz ≤ PFD < 10 MHz 0: PFD ≥ 10 MHz



# 表 7-5. R0 Register Field Descriptions (continued)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
4	ACAL_EN	R/W	1	Enable amplitude calibration 1: enable (calibration algorithm will set VCO amplitude. For manual mode set register VCO_IDAC_OVR=1, and then set the VCO amplitude by register VCO_IDAC) 0: disable
3	FCAL_EN	R/W	1	Enable frequency calibration 1: enable (writing 1 to this register triggers the calibration sequence) 0: disable
2	MUXOUT_SEL	R/W	1	Signal at MUXOUT pin 1: Lock Detect (3.3 V if locked, 0 V if unlocked) 0: Readback (3.3-V digital output)
1	RESET	R/W	0	Reset Write with a value of 1 to reset device (this register will self- switch back to 0)
0	POWERDOWN	R/W	0	Powerdown whole device 1: power down 0: power up

# 表 7-6. R1 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:3		R/W		Program to Register Map default values
2:0	CAL_CLK_DIV	R/W		Divides down the OSCin signal for calibration clock Calibration Clock = OSCin / 2^CAL_CLK_DIV Set this value so that calibration clock is less than but as close to 200MHz as possible if fast calibration time is desired.

# 表 7-7. R2 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to Register Map default values

# 表 7-8. R4 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:8	ACAL_CMP_DLY	R/W	25	VCO amplitude calibration delay. Lowering this value can speed calibration time. The guideline for this register is 2 x [ACAL_CMP_DLY value] x [calibration clock period] > 200ns. As described in CAL_CLK_DIV, the calibration clock is defined as OSCin / 2^CAL_CLK_DIV. For example, with the fastest calibration clock of 200MHz (OSCin=200MHz and CAL_CLK_DIV=0), the period is 5ns. So ACAL_CMP_DLY should be > 20. With the same derivation, an example of a OSCin=100MHz, ACAL_CMP_DLY should be > 10. This register is left at a default value of 25 if there is no need to shorten calibration time.
7:0		R/W		Program to Register Map default values

#### 表 7-9. R7 Register Field Descriptions

			<u> </u>	•
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to Register Map default values

# 表 7-10. R8 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:14		R/W		Program to Register Map default values



# 表 7-10. R8 Register Field Descriptions (continued)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
13	VCO_IDAC_OVR	R/W	0	This is the override bit for VCO amplitude (or IDAC value). When this is enabled, the VCO amplitude calibration function (ACAL_EN) is not used. VCO_IDAC register can be programmed to set the amplitude. Keep the VCO_IDAC value within 250 and 450.
12:11		R/W		Program to Register Map default values
10	VCO_CAPCTRL_OVR	R/W	0	This is the override bit for VCO capacitor bank code (or CAPCTRL value). When this is enabled, the VCO frequency calibration function (FCAL_EN) is not used. the VCO_CAPCTRL register can be programmed to set the VCO frequency within the selected VCO core. The VCO core is selected by setting VCO_SEL_FORCE=1 and then selecting the core with VCO_SEL=1,2,3,4,5,6, or 7
9:0		R/W		Program to Register Map default values

# 表 7-11. R9 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:12		R/W		Program to Register Map default values
11	OSC_2X	R/W	0	Reference path doubler 1: enable 0: disable
10		R/W		Program to Register Map default values
9	REF_EN	R/W	1	Enable reference path 1: enable 0: disable
8:0		R/W		Program to Register Map default values

#### 表 7-12. R10 Register Field Descriptions

			-	•
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:12		R/W		Program to Register Map default values
11:7	MULT	R/W	1	Input signal path multiplier (input range from 40 - 70 MHz, output range from 180 - 250 MHz)
6:0		R/W		Program to Register Map default values

# 表 7-13. R11 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:12		R/W		Program to Register Map default values
11:4	PLL_R	R/W	1	R divider after multiplier and before PFD
3:0		R/W		Program to Register Map default values

#### 表 7-14. R12 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:12		R/W		Program to Register Map default values
11:0	PLL_R_PRE	R/W	1	R divider after OSCin doubler and before multiplier

# 表 7-15. R13 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15		R/W		Program to Register Map default values
14	CP_EN	R/W	1	Enable charge pump 1: enable 0: disable
13:2		R/W		Program to Register Map default values



# 表 7-15. R13 Register Field Descriptions (continued)

[	BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
	1:0	PFD_CTL	R/W		PFD mode 0: Dual PFD (default) 3: Single PFD (ONLY use if PFD freq is higher than 200MHz)

# 表 7-16. R14 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:12		R/W		Program to Register Map default values
11:7	CP_IDN	R/W	3	Charge pump current (DN) - must equal to charge pump current (UP). Can activate any combination of bits. <bit 4="">: 1.25 mA <bit 3="">: 2.5 mA <bit 2="">: 0.625 mA <bit 1="">: 0.312 mA <bit 0="">: 0.156 mA</bit></bit></bit></bit></bit>
6:2	CP_IUP	R/W	3	Charge pump current (UP) - must equal to charge pump current (DN). Can activate any combination of bits. <bit 4="">: 1.25 mA <bit 3="">: 2.5 mA <bit 2="">: 0.625 mA <bit 1="">: 0.312 mA <bit 0="">: 0.156 mA</bit></bit></bit></bit></bit>
1:0	CP_ICOARSE	R/W	1	Charge pump gain multiplier - multiplies charge pump current by a given factor: 3: multiply by 2.5 2: multiply by 1.5 1: multiply by 2 0: no multiplication For optimal accuracy of the lock detect circuit over temperature, it is recommended that only set this register to either 0 or 2.

# 表 7-17. R19 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:12		R/W		Program to Register Map default values
11:3	VCO_IDAC	R/W		This is the VCO amplitude (or IDAC value). When VCO_IDAC is overridden with VCO_IDAC_OVR=1, VCO amplitude calibration function (ACAL_EN) is not used. VCO_IDAC register can be programmed to set the amplitude. VCO_IDAC value must be kept within 250 and 450.
2:0		R/W		Program to Register Map default values

# 表 7-18. R20 Register Field Descriptions

				•
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:9		R/W		Program to Register Map default values
8:0	ACAL_VCO_IDAC_STRT	R/W	300	This register is used to aid the VCO amplitude calibration function (ACAL_EN). By default the amplitude calibration function searches from the low end of VCO_IDAC until it reaches the target value. Like the VCO_IDAC, this must be kept within 250 and 450. This can be set to a value closer to the target value, then the amplitude calibration time can be shortened typically final VCO_IDAC is somewhere around 300.

# 表 7-19. R22 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:8		R/W		Program to Register Map default values



	え 7-19. RZZ Register Field Descriptions (continued)								
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION					
7:0	VCO_CAPCTRL	R/W	0	This is the VCO capacitor bank code (or CAPCTRL value). When VCO_CAPCTRL is overridden with VCO_CAPCTRL_OVR=1, VCO frequency calibration function (FCAL_EN) is not used. VCO_CAPCTRL register can be programmed to set the frequency in that core. VCO_SEL_FORCE=1 has to be set and VCO_SEL to select the VCO core, then CAPCTRL values between 0 to 183 will produce frequencies within this core (0 being the highest frequency and 183 the lowest).					

# 表 7-19. R22 Register Field Descriptions (continued)

# 表 7-20. R23 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15		R/W		Program to Register Map default values
14	FCAL_VCO_SEL_STRT	R/W	0	This is a register that aids the frequency calibration function. When this is enabled, a VCO core can be selected for the frequency calibration to start at, set by register VCO_SEL. By default the frequency calibration starts from VCO core 7 and works its way down. If you want for example to lock to a frequency in VCO core 1, you can set VCO_SEL to 2, so the calibration will start at VCO core 2 and end at target frequency at VCO core 1 faster.
13:11	VCO_SEL	R/W	1	This is the register used to select VCO cores. It works for VCO_CAPCTRL when VCO_CAPCTRL_OVR=1 and VCO_SEL_FORCE=1. It also aids the frequency calibration function with FCAL_VCO_SEL_STRT.
10	VCO_SEL_FORCE	R/W	0	This register works to force selection of VCO cores. If VCO_CAPTRL_OVR=1 and this register is enabled, you can select the VCO core to use with VCO_SEL.
9:0		R/W		Program to Register Map default values

#### 表 7-21. R24 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to default

#### 表 7-22. R25 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to Register Map default values

# 表 7-23. R28 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to Register Map default values

#### 表 7-24. R29 Register Field Descriptions

	-			•
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to Register Map default values

# 表 7-25. R30 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:11		R/W		Program to Register Map default values
10	MASH_DITHER	R/W	0	MASH dithering: toggle on/off to randomize
9:8		R/W		Program to Register Map default values
7:6	VTUNE_ADJ	R/W		Change this register field according to the VCO frequency 0: $f_{VCO}$ < 6500 MHz 3: $f_{VCO} \ge$ 6500 MHz
5:1		R/W		Program to Register Map default values



# 表 7-25. R30 Register Field Descriptions (continued)

E	BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
	0	VCO_2X_EN	R/W	_	Enable VCO doubler 1: enable 0: disable

# 表 7-26. R31 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:11		R/W		Program to Register Map default values
10	VCO_DISTB_PD	R/W	1	Power down buffer between VCO and output B 1: power down 0: power up
9	VCO_DISTA_PD	R/W	0	Power down buffer between VCO and output A 1: power down 0: power up
8		R/W		Program to Register Map default values
7	CHDIV_DIST_PD	R/W	0	Power down buffer between VCO and channel divider
6:0		R/W		Program to Register Map default values

# 表 7-27. R32 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to Register Map default values

### 表 7-28. R33 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to Register Map default values

#### 表 7-29. R34 Register Field Descriptions

	• •			•
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:6		R/W		Program to Register Map default values
5	CHDIV_EN	R/W	1	Enable entire channel divider 1: enable 0: power down
4:0		R/W		Program to Register Map default values

#### 表 7-30. R35 Register Field Descriptions

DIT	• •			
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:13		R/W		Program to Register Map default values
12:9	CHDIV_SEG2	R/W	1	Channel divider segment 2 8: divide-by-8 4: divide-by-6 2: divide-by-4 1: divide-by-2 0: PD
8	CHDIV_SEG3_EN	R/W	0	Channel divider segment 3 1: enable 0: power down (power down if not needed)
7	CHDIV_SEG2_EN	R/W	0	Channel divider segment 2 1: enable 0: power down (power down if not needed)
6:3		R/W		Program to Register Map default values
2	CHDIV_SEG1	R/W	1	Channel divider segment 1 1: divide-by-3 0: divide-by-2

Copyright © 2022 Texas Instruments Incorporated



	表 7-30. R35 Register Field Descriptions (continued)						
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION			
1	CHDIV_SEG1_EN	R/W	0	Channel divider segment 1 1: enable 0: power down (power down if not needed)			
0		R/W		Program to Register Map default values			

# 表 7-31. R36 Register Field Descriptions

			- 3	
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:12		R/W		Program to Register Map default values
11	CHDIV_DISTB_EN	R/W	0	Enable buffer between channel divider and output B 1: enable 0: disable
10	CHDIV_DISTA_EN	R/W	1	Enable buffer between channel divider and output A 1: enable 0: disable
9:7		R/W		Program to Register Map default values
6:4	CHDIV_SEG_SEL	R/W	1	Channel divider segment select 4: includes channel divider segment 1,2 and 3 2: includes channel divider segment 1 and 2 1: includes channel divider segment 1 0: PD
3:0	CHDIV_SEG3	R/W	1	Channel divider segment 3 8: divide-by-8 4: divide-by-6 2: divide-by-4 1: divide-by-2 0: PD

# 表 7-32. R37 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:13		R/W		Program to Register Map default values
12	PLL_N_PRE	R/W		N-divider pre-scalar 1: divide-by-4 0: divide-by-2
11:0		R/W		Program to Register Map default values

# 表 7-33. R38 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:13		R/W		Program to Register Map default values
12:1	PLL_N	R/W	27	Integer part of N-divider
0		R/W		Program to Register Map default values

# 表 7-34. R39 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION			
15:14		R/W		Program to Register Map default values			
13:8	PFD_DLY	R/W	2	PFD Delay 32: Not used 16: 16 clock cycle delay 8: 12 clock cycle delay 4: 8 clock cycle delay 2: 6 clock cycle delay 1: 4 clock cycle delay			
7:0		R/W		Program to Register Map default values			



# 表 7-35. R40 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION	
15:0	PLL_DEN[31:16]	R/W	1000	Denominator MSB of N-divider fraction	

# 表 7-36. R41 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0	PLL_DEN[15:0]	R/W	1000	Denominator LSB of N-divider fraction

#### 表 7-37. R42 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0	MASH_SEED[31:16]	R/W	0	MASH seed MSB

#### 表 7-38. R43 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0	MASH_SEED[15:0]	R/W	0	MASH seed LSB

# 表 7-39. R44 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0	PLL_NUM[31:16]	R/W	0	Numerator MSB of N-divider fraction

# 表 7-40. R45 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0	PLL_NUM[15:0]	R/W	0	Numerator LSB of N-divider fraction

#### 表 7-41. R46 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15		R/W		Program to Register Map default values
13:8	OUTA_POW	R/W	15	Output buffer A power increase power from 0 to 31 extra boost from 48 to 63
7	OUTB_PD	R/W	1	Output buffer B power down 1: power down 0: power up
6	OUTA_PD	R/W	0	Output buffer A power down 1: power down 0: power up
5:3		R/W		Program to Register Map default values
2:0	MASH_ORDER	R/W	3	Sigma-delta modulator order 4: fourth order 3: third order 2: second order 1: first order 0: integer mode

# 表 7-42. R47 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:13		R/W		Program to Register Map default values
12:11	OUTA_MUX	R/W	0	Selects signal to the output buffer 2,3: reserved 1: Selects output from VCO 0: Selects the channel divider output
10:6		R/W		Program to Register Map default values
5:0	OUTB_POW	R/W	0	Output buffer B power increase power from 0 to 31 extra boost from 48 to 63

Copyright © 2022 Texas Instruments Incorporated



表 7-	43. R48 F	Register Fi	eld Descriptions	
		DEEALUT		

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:2		R/W		Program to Register Map default values
1:0	OUTB_MUX	R/W		Selects signal to the output buffer 2,3: reserved 1: Selects output from VCO 0: Selects the channel divider output

# 表 7-44. R59 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:6		R/W		Program to Register Map default values
5	MUXOUT_HDRV	R/W	0	This bit enables higher current output (approximately 3 mA) at MUXOUT pin if value is 1.
4:0		R/W		Program to Register Map default values

# 表 7-45. R61 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:1		R/W		Program to Register Map default values
0	LD_TYPE	R/W	1	To use lock detect, set MUXOUT_SEL=1. Use this register to select type of lock detect: 0: Calibration status detect (this indicates if the auto-calibration process has completed successfully and will output from MUXout pin a logic HIGH when successful). 1: vtune detect (this checks if vtune is in the expected range of voltages and outputs from MUXout pin a logic HIGH if device is locked and LOW if unlocked).

#### 表 7-46. R62 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:0		R/W		Program to Register Map default values

# 表 7-47. R64 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
15:10		R/W		Program to Register Map default values
9	ACAL_FAST	R/W	0	Enable fast amplitude calibration 1: enable 0: disable
8	FCAL_FAST	R/W	0	Enable fast frequency calibration 1: enable 0: disable
7:5	AJUMP_SIZE	R/W	3	When ACAL_FAST=1, use this register to select the jump increment
4		R/W		Program to Register Map default values
3:0	FJUMP_SIZE	R/W	15	When FCAL_FAST=1, use this register to select the jump increment

# 表 7-48. R68 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
10:9	rb_LD_VTUNE	R	-	Readback of Vtune detect (LD_TYPE = 1). 0: Unlocked 1: Invalid 2: Locked 3: Unlocked



# 表 7-48. R68 Register Field Descriptions (continued)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:5	rb_VCO_SEL	R	-	Reads back the actual VCO that the calibration has selected. 1: VCO1 2: VCO2
				7: VCO7

# 表 7-49. R69 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	rb_VCO_CAPCTRL	R	-	Reads back the actual CAPCTRL value that the VCO calibration
				has chosen.

# 表 7-50. R70 Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
8:0	rb_VCO_DACISET	R		Reads back the actual DACISET value that the VCO calibration has chosen.



# 8 Application and Implementation

备注


以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

# **8.1 Application Information**

# 8.1.1 Optimization of Spurs

# 8.1.1.1 Understanding Spurs by Offsets

The first step in optimizing spurs is to be able to identify them by offset. 🛛 8-1 gives a good example that can be used to isolate the following spur types.





Based on 🖺 8-1, the most common spurs can be calculated from the frequencies. Note that the % is the modulus operator and is meant to mean the difference to the closest integer multiple. Some examples of how to use this operator are: 36 % 11 = 3, 1000.1 % 50 = 0.1, and 5023.7 % 122.88 = 14.38. Applying this concept, the spurs at various offsets can be identified from 🔀 8-1.

SPUR TYPE	OFFSET	OFFSET IN 图 8-1	COMMENTS	
OSCin	f _{osc}	40 MHz	This spur occurs at harmonics of the OSCin frequency.	
Fpd	f _{PD}	120 MHz	The phase detector spur has many possible mechanisms and occurs at multiples of the phase detector frequency.	
f _{OUT} % f _{OSC}	f _{OUT} % f _{OSC}	606.25 % 40 = 6.25 MHz	This spur is caused by mixing between the output and input frequencies.	
f _{VCO} % f _{OSC}	f _{VCO} % f _{OSC}	4850 % 40 = 10 MHz	This spur is caused by mixing between the VCO and input frequencies.	
f _{VCO} % f _{PD}	f _{VCO} % f _{PD}	4850 % 120 = 50 MHz       This spur would be the same offset as the interboundary spur if PLL_N_PRE=1, but can be diathered this value is greater than one.		
Integer Boundary	f _{PD} *(Fnum%Fden)/ Fden)	120 × (5%24)/24 = 25 MHz	This is a single spur	
Primary Fractional	f _{PD} / Fden	120 / 24 = 5 MHz	The primary fractional	



# 表 8-1. Spur Definition Table (continued)

SPUR TYPE	OFFSET	OFFSET IN 图 8-1	COMMENTS
Sub-Fractional	f _{PD} / Fden / k k=2,3, or 6	First Order Modulator: None 2nd Order Modulator: 120/24/2 = 2.5 MHz 3rd Order Modulator: 120/24/6 = 0.83333 MHz 4th Order Modulator: 120/24/12 = 0.416666 MHz	To Calculate k: 1st Order Modulator: k=1 2nd Order Modulator: k=1 if Fden is odd, k=2 if Fden is even 3rd Order Modulator: k=1 if Fden not divisible by 2 or 3, k=2 if Fden divisible by 2 not 3, k=3 if Fden divisible by 3 but not 2, Fden = 6 if Fden divisible by 2 and 3 4th Order Modulator: k=1 if Fden not divisible by 2 or 3. k=3 if Fden divisible by 3 but not 2, k=4 if Fden divisible by 2 but not 3, k=12 if Fden divisible by 2 and 3 Sub-Fractional Spurs exist if k>1

In the case that two different spur types occur at the same offset, either name would be correct. Some may name this by the more dominant cause, while others would simply name by choosing the name that is near the top of  $\frac{1}{5}$  8-1.

#### 8.1.1.2 Spur Mitigation Techniques

Once the spur is identified and understood, there will likely be a desire to try to minimize them. Spurs and Mitigation Techniques gives some common methods.

SPUR TYPE	WAYS TO REDUCE	TRADE-OFF
OSCin	<ol> <li>Use PLL_N_PRE = 2</li> <li>Use an OSCin signal with low amplitude and high slew rate (like LVDS).</li> </ol>	
Phase Detector	<ol> <li>Decrease PFD_DLY</li> <li>To pin 11, use a series ferrite bead and a shunt 0.1-μF capacitor.</li> </ol>	
f _{OUT} % f _{OSC}	Use an OSCin signal with low amplitude and high slew rate (like LVDS)	
f _{VCO} % f _{OSC}	<ol> <li>To pin 7, use a series ferrite bead and a shunt 0.1-µF capacitor.</li> <li>Increase the offset of this spur by shifting the VCO frequency</li> <li>If multiple VCO frequencies are possible that yield the same spur offset, choose the higher VCO frequency.</li> </ol>	
f _{VCO} % f _{PD}	Avoid this spur by shifting the phase detector frequency (with the programmable input multiplier or R divider) or shifting the VCO frequency. This spur is better at higher VCO frequency.	
Integer Boundary	<ol> <li>Methods for PLL Dominated Spurs</li> <li>Avoid the worst case VCO frequencies if possible.</li> <li>Strategically choose which VCO core to use if possible.</li> <li>Ensure good slew rate and signal integrity at the OSCin pin</li> <li>Reduce the loop bandwidth or add more filter poles for out of band spurs</li> <li>Experiment with modulator order and PFD_DLY</li> </ol>	Reducing the loop bandwidth may degrade the total integrated noise if the bandwidth is too narrow.
	<ul> <li>Methods for VCO Dominated Spurs</li> <li>1. Avoid the worst case VCO frequencies if possible.</li> <li>2. Reduce Phase Detector Frequency</li> <li>3. Ensure good slew rate and signal integrity at the OSCin pin</li> <li>4. Make the impedance looking outwards from the OSCin pin close to 50 Ω.</li> </ul>	Reducing the phase detector may degrade the phase noise and also reduce the capacitance at the Vtune pin.

### **Spurs and Mitigation Techniques**



#### Spurs and Mitigation Techniques (continued)


SPUR TYPE	WAYS TO REDUCE	TRADE-OFF
Primary Fractional	<ol> <li>Decrease Loop Bandwidth</li> <li>Change Modulator Order</li> <li>Use Larger Unequivalent Fractions</li> </ol>	Decreasing the loop bandwidth too much may degrade in-band phase noise. Also, larger unequivalent fractions only sometimes work
Sub-Fractional	<ol> <li>Use Dithering</li> <li>Use MASH seed</li> <li>Use Larger Equivalent Fractions</li> <li>Use Larger Unequivalent Fractions</li> <li>Reduce Modulator Order</li> <li>Eliminate factors of 2 or 3 in denominator (see AN-1879 Fractional N Frequency Synthesis (SNAA062)</li> </ol>	Dithering and larger fractions may increase phase noise. MASH_SEED can be set between values 0 and Fden, which changes the sub-fractional spur behavior. This is a deterministic relationship and there will be one seed value that will give best result for this spur.

# 8.1.2 Configuring the Input Signal Path

The input path is considered the portion of the device between the OSCin pin and the phase detector, which includes the input buffer, R dividers, and programmable multipliers. The way that these are configured can have a large impact on phase noise and fractional spurs.

#### 8.1.2.1 Input Signal Noise Scaling

The input signal noise scales by 20 × log(output frequency / input signal frequency), so always check this to see if the noise of the input signal scaled to the output frequency is close to the PLL in-band noise level. When that happens, the input signal noise is the dominant noise source, not the PLL noise floor.



# 8.1.3 Input Pin Configuration

The OSCinM and OSCinP can be used to support both a single-ended or differential clock. In either configuration, the termination on both sides should match for best common-mode noise rejection. The slew rate and signal integrity of this signal can have an impact on both the phase noise and fractional spurs. Standard clocking types, LVDS, LVPECL, HCSL, and CMOS can all be used.

#### 8.1.4 Using the OSCin Doubler

The lowest PLL flat noise is achieved with a low-noise 200-MHz input signal. If only a low-noise input signal with lower frequency is available (for example a 100-MHz source), you can use the low noise OSCin doubler to attain 200-MHz phase detector frequency. Because PLL_flat = PLL_FOM +  $20 \times \log(Fvco/Fpd) + 10 \times \log(Fpd / 1Hz)$ , doubling Fpd theoretically gets - 6 dB from the  $20 \times \log(Fvco/Fpd)$  component, +3 dB from the  $10 \times \log(Fpd / 1Hz)$  component, and cumulatively a - 3-dB improvement.






图 8-4. 100-MHz Input With OSCin Doubler


# 8.1.5 Using the Input Signal Path Components


The ideal input is a low-noise, 200-MHz (or multiples of it) signal and 200-MHz phase detector frequency (highest dual PFD frequency). However, if spur mechanisms are understood, certain combinations of the R-divider and Multiplier can help. Refer to the *Optimization of Spurs* section for understanding spur types and their mechanisms first, then try this section for these specific spurs.

# 8.1.5.1 Moving Phase Detector Frequency

Engaging the multiplier in the reference path allows more flexibility in setting the PFD frequency. One example use case of this is if Fvco % Fpd is the dominant spur. This method can move the PFD frequency and thus the Fvco % Fpd.

Example: Fvco = 3720.12 MHz, Fosc = 300 MHz, Pre-R divider = 5, Fpd = 60 MHz, Fvco%Fosc = 120.12 MHz (Far out), Fvco%Fpd = 120 kHz (dominant). There is a Fvco%Fpd spur at 120 kHz (refer to 88-5).





Then second case, using divider and multiplier, is Fpd = 53.57 MHz away from 120-kHz spur. Fvco = 3720.12MHz, Fosc = 300MHz, Pre-R divider = 7, Multiplier = 5, Post-R divider = 4, Fpd = 53.57 MHz, Fvco%Fosc = 120.12 MHz (Far out). Fvco % Fpd = 23.79 MHz (far out). There is a 20 - dB reduction for the Fvco % Fpd spur at 120 kHz (refer to  $\boxed{8}$  8-6).

LMX2592 ZHCSEK3G - DECEMBER 2015 - REVISED AUGUST 2022




图 8-6. Moving Away From Fvco % Fpd Spur

# 8.1.5.2 Multiplying and Dividing by the Same Value

Although it may not seem like the first thing to try, the Fvco%Fosc and Fout%Fosc spur can sometimes be improved engaging the OSC_2X bit and then dividing by 2. Although this gives the same phase detector frequency, the spur can be improved.

# 8.1.6 Designing for Output Power

If there is a desired frequency for highest power, use an inductor pullup and design for the value so that the resonance is at that frequency. Use the formula SRF = 1 / ( $2 \pi \times \text{sqrt}[L \times C]$ ).

Example: C = 1.4 pF (characteristic). If maximum power is targeted at 1 GHz, L = 18 nH. If maximum power is targeted at 3.3 GHz, L = 1.6 nH




图 8-7. Output Power vs Pullup Type

# 8.1.7 Current Consumption Management

The starting point is the typical total current consumption of 250 mA: 100-MHz input frequency, OSCin doubler bypassed, Pre-R divider bypassed, multiplier bypassed, post-R divider bypassed, 100-MHz phase detector frequency, 0.468-mA charge pump current, channel divider off, one output on, 6000-MHz output frequency, 50- $\Omega$  output pullup, 0-dBm output power (differential). To understand current consumption changes due to engaging different functional blocks , refer to  $\frac{1}{2}$  8-2.

TEXAS

INSTRUMENTS

₹ 6-2. Typical Current Consumption Impact By Function				
ACTION	STEPS	PROGRAMMING	INCREASE IN CURRENT (mA)	
Use input signal path	Enable OSCin doubler	OSC_2X = 1	7	
	Enable multiplier	MULT = 3,4,5, or 6	10	
Add an output	Route VCO to output B	VCO_DISTB_PD = 0	8	
	Enable output B buffer	OUTB_PD = 0	54	
Increase output power from 0 to +10dBm (differential)	Set highest output buffer current	OUTA_POW = 63	53	
Use channel divider	Route channel divider to output	CHDIV_DISTA_EN = 1	5	
	Enable channel divider	CHDIV_EN = 1	18	
	Enable chdiv_seg1	CHDIV_SEG1_EN = 1	2	
	Enable chdiv_seg2	CHDIV_SEG2_EN = 1	5	
	Enable chdiv_seg3	CHDIV_SEG3_EN = 1	5	
Using VCO doubler	Enable VCO doubler	VCO2X_EN	16	

# 表 8-2. Typical Current Consumption Impact By Function

# 8.1.8 Decreasing Lock Time

A calibration time of 590 µs typically to lock to 7-GHz VCO can be achieved with default settings as specified in the *Electrical Characteristics* table. There are several registers that can be programmed to speed up this time. Lock time consists of the calibration time (time required to calibrate the VCO to the correct frequency range) plus the analog settling time (time lock the PLL in phase and frequency). For fast calibration set registers FCAL FAST = 1 and ACAL FAST = 1. Also set the calibration clock frequency [input reference frequency] / 2^{CAL_CLK_DIV}) to 200 MHz. The 20-µs range lock time can be achieved if the amplitude comparator delay is low, set by register ACAL_CMP_DLY (5 in this example). If this is too low there is not enough time to make the decision of VCO amplitude to use and may result in non-optimal phase noise. The other approach is to turn off amplitude calibration with ACAL EN=0, then manually choose the amplitude with VCO IDAC (350 for example). This will also result in 20-µs range calibration time. There are many other registers that can aid calibration time, for example ACAL_VCO_IDAC_STRT lets the user choose what VCO amplitude to start with during amplitude calibration. Setting this value to around 350 will give faster times because it is close to the final amplitude for most final frequencies. FCAL VCO SEL START allows you to choose the VCO core to start with for the calibration instead of starting from core 7 by default. If you know you are locking to a frequency around VCO core 1, you can start from VCO 2 by setting VCO_SEL=2, which should give faster lock times. Go to the Register Maps section for detailed information of these registers and their related registers. For fast analog settling time, design loop filter for very wide loop bandwidth (MHz range).




图 8-8. Lock Time Screenshot



The calibration example as shown in 🕅 8-8 sweeps from the top of the VCO frequency range to the bottom. This example does a calibration to lock at 3.7 GHz (which is longest lock time scenario). For the left screenshot (Wideband Frequency view), see the sweeping from top to bottom of the VCO range. On the right screenshot (Narrowband Frequency view), see the analog settling time to the precise target frequency.

# 8.1.9 Modeling and Understanding PLL FOM and Flicker Noise

Follow these recommended settings to design for wide loop bandwidth and extract FOM and flicker noise. The flat model is the PLL noise floor modeled by: PLL_flat = PLL_FOM +  $20 \times \log(Fvco/Fpd) + 10 \times \log(Fpd / 1 Hz)$ . The flicker noise (also known as 1/f noise) which changes by - 10dB / decade, is modeled by: PLL_flicker (offset) = PLL_flicker_Norm +  $20 \times \log(Fvco / 1 GHz) - 10 \times \log(offset / 10k Hz)$ . The cumulative model is the addition of both components: PLL_Noise =  $10*\log(10PLL_Flat / 10 + 10PLL_flicker / 10)$ . This is adjusted to fit the measured data to extract the PLL_FOM and PLL_flicker_Norm spec numbers.

PARAMETER	VALUE
PFD (MHz)	200
Charge pump (mA)	12
VCO frequency (MHz)	5400
Loop bandwidth (kHz)	2000
Phase margin (degrees)	30
Gamma	1.4
Loop filter (2nd order)	
C1 (nF)	0.01
C2 (nF)	0.022
R2 (k $\Omega$ )	4.7

#### 表 8-3. Wide Loop Filter Design





图 8-9. FOM and Flicker Noise Modeling

# 8.1.10 External Loop Filter

The LMX2592 requires an external loop filter that is application-specific and can be configured by the PLLatinum [™] simulation tool found here. For the LMX2592, it matters what impedance is seen from the Vtune pin looking outwards. This impedance is dominated by the component C3 for a third order filter or C1 for a second order filter. If there is at least 3.3 nF for the capacitance that is shunt with this pin, the VCO phase noise will be close to the best it can be. If there is less, the VCO phase noise in the 100-kHz to 1-MHz region will degrade. This capacitor should be placed close to the Vtune pin.








## 8.2 Typical Application

8.2.1 Design for Low Jitter



Copyright © 2016, Texas Instruments Incorporated

### 图 8-11. Typical Application Schematic



#### 8.2.1.1 Design Requirements

Refer to the design parameters shown in  $\frac{1}{8}$  8-4.

PARAMETER	VALUE				
PFD (MHz)	200				
Charge pump (mA)	20				
VCO frequency (MHz)	6000				
Loop bandwidth (kHz)	210				
Phase margin (degrees)	70				
Gamma	3.8				
Loop filter (2nd order)					
C1 (nF)	4.7				
C2 (nF)	100				
R2 ( Ω )	68				

#### 表 8-4. Design Information

### 8.2.1.2 Detailed Design Procedure

The integration of phase noise over a certain bandwidth (jitter) is an performance specification that translates to signal-to-noise ratio. Phase noise inside the loop bandwidth is dominated by the PLL, while the phase noise outside the loop bandwidth is dominated by the VCO. As a rule of thumb, jitter is lowest if loop bandwidth is designed to the point where the two intersect. A higher phase margin loop filter design has less peaking at the loop bandwidth and thus lower jitter. The tradeoff with this as longer lock times and spurs should be considered in design as well.

#### 8.2.1.3 Application Curve




图 8-12. Typical Jitter

### 8.3 Power Supply Recommendations

TI recommends placing 100-nF spurs close to each of the power supply pins. If fractional spurs are a large concern, using a ferrite bead to each of these power supply pins can reduce spurs to a small degree.



### 8.4 Layout

### 8.4.1 Layout Guidelines

See EVM instructions for details. In general, the layout guidelines are similar to most other PLL devices. The followings are some outstanding guidelines.

- Place output pull up components close to the pin.
- Place capacitors close to the pins.
- Make sure input signal trace is well matched.
- Do not route any traces that carrying switching signal close to the charge pump traces and external VCO.

#### 8.4.2 Layout Example




图 8-13. Recommended Layout



## 9 Device and Documentation Support

### 9.1 Device Support

### 9.1.1 Development Support

Texas Instruments has several software tools to aid in the development at www.ti.com. Among these tools are:

- Codeloader to understand how to program the EVM board.
- Clock Design Tool for designing loop filters, simulating phase noise, and simulating spurs.
- EVM board instructions for seeing typical measured data with detailed measurement conditions and a complete design.
- Clock Architect for designing and simulating the device and understanding how it might work with other devices.

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

The following are recommended reading.

- AN-1879 Fractional N Frequency Synthesis (SNAA062)
- PLL Performance, Simulation, and Design Handbook (SNAA106)
- 9.8 GHz RF High Performance Synthesizer Operating From a Buck Converter Reference Design (TIDUC22)
- RF Sampling S-Band Radar Receiver Reference Design (TIDUBS6)
- 9.8GHz RF CW Signal Generator Using Integrated Synthesizer With Spur Reduction Reference Design (TIDUBM1)
- 2-GHz Complex Bandwidth DC-Coupled 14-bit Digitizer Reference Design (TIDRLM6)

### 9.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 9.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 9.5 Trademarks

PLLatinum[™] and TI E2E[™] are trademarks of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMX2592RHAR	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	LMX2592
LMX2592RHAR.A	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	LMX2592
LMX2592RHAR.B	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	LMX2592
LMX2592RHAT	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	LMX2592
LMX2592RHAT.A	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	LMX2592
LMX2592RHAT.B	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	LMX2592

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

23-May-2025



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All d	imensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	LMX2592RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
	LMX2592RHAT	VQFN	RHA	40	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMX2592RHAR	VQFN	RHA	40	2500	356.0	356.0	36.0
LMX2592RHAT	VQFN	RHA	40	250	208.0	191.0	35.0

# **RHA 40**


6 x 6, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RHA0040H**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RHA0040H**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RHA0040H**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司