

# 具有开漏和推挽输出的 LMV7239-Q1 75ns、超低功耗、低压、轨至轨输入比较器

## 1 特性

- 符合汽车类 标准
- 具有符合 AEC-Q100 标准的下列特性：
  - 器件温度 1 级：-40°C 至 125°C 的环境工作温度范围
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 1C
  - 器件 CDM ESD 分类等级 C5 (DBV 封装)
- $V_S = 5V$ ,  $T_A = 25^\circ C$  (典型值, 除非另有说明)
- 传播延迟: 75ns
- 低电源电流: 65 $\mu A$
- 轨至轨输入
- 开漏和推挽输出
- 非常适合 2.7V 和 5V 单电源 应用
- 采用节省空间的封装:
  - 5 引脚 SOT-23
  - 5 引脚 SC70

## 2 应用

- 便携式和电池供电类系统
- 机顶盒
- 高速差分线路接收器
- 窗口比较器
- 过零检测器
- 高速采样电路

## 3 说明

LMV7239-Q1 是 75ns 超低功耗低压比较器。此器件可在 2.7V 至 5.5V 的完整电源电压范围内正常运行。该器件可实现 75ns 的传播延迟, 而在 5V 电压下仅消耗 65 $\mu A$  的电源电流。

LMV7239-Q1 具有更大的轨至轨共模电压范围。输入共模电压范围可基于地电压向下扩展 200mV 并基于电源电压向上扩展 200mV, 从而允许接地感应和电源感应。

LMV7239-Q1 具有 推挽式输出级。凭借此特性, 器件无需外部上拉电阻器即可运行。


LMV7239-Q1 采用 5 引脚 SC70 和 5 引脚 SOT-23 封装, 因此非常适合需要小尺寸和低功耗特性的系统。

器件信息<sup>(1)</sup>


| 器件型号       | 封装         | 封装尺寸 (标称值)      |
|------------|------------|-----------------|
| LMV7239-Q1 | SOT-23 (5) | 2.90mm × 1.60mm |
|            | SC70 (5)   | 2.00mm × 1.25mm |

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

电源电流与电源电压间的关系



传播延迟与过驱动



## 目录

|          |  |           |           |   |           |
|----------|--|-----------|-----------|---|-----------|
| <b>1</b> | <b>特性</b> .....                              | <b>1</b>  | 7.4       | Device Functional Modes.....                | <b>11</b> |
| <b>2</b> | <b>应用</b> .....                              | <b>1</b>  | <b>8</b>  | <b>Application and Implementation</b> ..... | <b>15</b> |
| <b>3</b> | <b>说明</b> .....                              | <b>1</b>  | 8.1       | Application Information.....                | <b>15</b> |
| <b>4</b> | <b>修订历史记录</b> .....                          | <b>2</b>  | 8.2       | Typical Applications .....                  | <b>15</b> |
| <b>5</b> | <b>Pin Configuration and Functions</b> ..... | <b>3</b>  | <b>9</b>  | <b>Power Supply Recommendations</b> .....   | <b>18</b> |
| <b>6</b> | <b>Specifications</b> .....                  | <b>4</b>  | <b>10</b> | <b>Layout</b> .....                         | <b>19</b> |
| 6.1      | Absolute Maximum Ratings .....               | 4         | 10.1      | Layout Guidelines .....                     | 19        |
| 6.2      | ESD Ratings.....                             | 4         | 10.2      | Layout Example .....                        | 19        |
| 6.3      | Recommended Operating Conditions.....        | 4         | <b>11</b> | <b>器件和文档支持</b> .....                        | <b>20</b> |
| 6.4      | Thermal Information .....                    | 4         | 11.1      | 器件支持 .....                                  | 20        |
| 6.5      | Electrical Characteristics, 2.7 V .....      | 5         | 11.2      | 文档支持 .....                                  | 20        |
| 6.6      | Electrical Characteristics, 5 V .....        | 6         | 11.3      | 接收文档更新通知 .....                              | 20        |
| 6.7      | Typical Characteristics .....                | 7         | 11.4      | 社区资源 .....                                  | 20        |
| <b>7</b> | <b>Detailed Description</b> .....            | <b>10</b> | 11.5      | 商标 .....                                    | 20        |
| 7.1      | Overview .....                               | 10        | 11.6      | 静电放电警告 .....                                | 20        |
| 7.2      | Functional Block Diagram .....               | 10        | 11.7      | 术语表 .....                                   | 20        |
| 7.3      | Feature Description.....                     | 10        | <b>12</b> | <b>机械、封装和可订购信息</b> .....                    | <b>20</b> |


## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

| 日期         | 修订版本 | 说明  |
|------------|------|---|
| 2018 年 4 月 | *    | 第一版。将汽车器件从 SNOS532 移到独立的数据表，并更新电气特性，2.7V 和电气特性，5V 表中的输入失调电压参数 |

## 5 Pin Configuration and Functions

**DBV and DGK Package  
5-Pin SC70 and SOT-23  
Top View**



**Pin Functions**

| PIN |           | I/O | DESCRIPTION        |
|-----|-----------|-----|--------------------|
| NO. | NAME      |     |                    |
| 1   | $V_{OUT}$ | O   | Output             |
| 2   | $V^-$     | P   | Negative Supply    |
| 3   | IN+       | I   | Noninverting Input |
| 4   | IN-       | I   | Inverting Input    |
| 5   | $V^+$     | P   | Positive Supply    |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|   | MIN | MAX  | UNIT |
|---|-----|--|------|
| Differential Input Voltage                        |     | ± Supply Voltage                               | V    |
| Output Short Circuit Duration                     |     | See <sup>(2)</sup>                             |      |
| Supply Voltage (V <sup>+</sup> - V <sup>-</sup> ) |     | 6  | V    |
| <b>SOLDERING INFORMATION</b>                      |     |  |      |
| Infrared or Convection (20 sec)                   |     | 235  | °C   |
| Wave Soldering (10 sec)                           |     | 260 (lead temp)                                | °C   |
| Voltage at Input/Output Pins                      |     | (V <sup>+</sup> ) +0.3, (V <sup>-</sup> ) -0.3 | V    |
| Current at Input Pin <sup>(3)</sup>               |     | ±10  | mA   |
| Storage Temperature, T <sub>stg</sub>             | -65 | 150  | °C   |
| Junction Temperature, T <sub>j</sub>              |     | 150  | °C   |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30mA over long term may adversely affect reliability.
- (3) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

### 6.2 ESD Ratings

|  |   | VALUE            | UNIT  |
|--|---|------------------|-------|
| V <sub>(ESD)</sub> Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>     |                  | ±1000 |
|  | Charged-device model (CDM), per AEC Q100-011 <sup>(1)</sup> | DBV package only | ±750  |
|  | Machine model (MM)  |                  | ±100  |

- (1) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 6.3 Recommended Operating Conditions

|  | MIN | MAX | UNIT |
|--|-----|-----|------|
| Supply Voltages (V <sup>+</sup> - V <sup>-</sup> ) | 2.7 | 5.5 | V    |
| Temperature Range <sup>(1)</sup>                   | -40 | 125 | °C   |

- (1) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, θ<sub>JA</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PCB.

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup>                           | LMV7239-Q1 |              | UNIT |
|---|------------|--------------|------|
|   | DGK (SC70) | DBV (SOT-23) |      |
|   | 5 PINS     | 5 PINS       |      |
| R <sub>θJA</sub> Junction-to-ambient thermal resistance | 478        | 265          | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics, 2.7 V

Unless otherwise specified, all limits ensured for  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V^+/2$ ,  $V^+ = 2.7\text{ V}$ ,  $V^- = 0\text{ V}$ .

| PARAMETER |                                 | TEST CONDITIONS                                       | MIN <sup>(1)</sup> | TYP <sup>(2)</sup> | MAX <sup>(1)</sup> | UNIT |
|-----------|---------------------------------|---|--------------------|--------------------|--------------------|------|
| $V_{OS}$  | Input Offset Voltage            |   | –6                 | ±0.8               | +6                 | mV   |
|           |                                 | At temp extremes                                      | –8                 |                    | +8                 |      |
| $I_B$     | Input Bias Current              |   |                    | 30                 | 400                | nA   |
|           |                                 | At temp extremes                                      |                    |                    | 600                |      |
| $I_{OS}$  | Input Offset Current            |   |                    | 5                  | 200                | nA   |
|           |                                 | At temp extremes                                      |                    |                    | 400                |      |
| CMRR      | Common-Mode Rejection Ratio     | $0\text{ V} < V_{CM} < 2.7\text{ V}^{(3)}$            | 52                 | 62                 |                    | dB   |
| PSRR      | Power Supply Rejection Ratio    | $V^+ = 2.7\text{ V}$ to $5\text{ V}$                  | 65                 | 85                 |                    | dB   |
| $V_{CM}$  | Input Common-Mode Voltage Range | CMRR > 50 dB  | $V^- - 0.1$        | –0.2 to 2.9        | $V^+ + 0.1$        | V    |
|           |                                 | At temp extremes                                      | $V^-$              |                    | $V^+$              |      |
| $V_O$     | Output Swing Low                | $I_L = -4\text{ mA}$ ,<br>$V_{ID} = -500\text{ mV}$   |                    | 230                | 350                | mV   |
|           |                                 | At temp extremes                                      |                    |                    | 450                |      |
|           |                                 | $I_L = -0.4\text{ mA}$ ,<br>$V_{ID} = -500\text{ mV}$ |                    | 15                 |                    |      |
| $I_S$     | Supply Current                  | No load   |                    | 52                 | 85                 | μA   |
|           |                                 | At temp extremes                                      |                    |                    | 100                |      |
| $t_{PD}$  | Propagation Delay               | Overdrive = 20 mV<br>$C_{LOAD} = 15\text{ pF}$        |                    | 96                 |                    | ns   |
|           |                                 | Overdrive = 50 mV<br>$C_{LOAD} = 15\text{ pF}$        |                    | 87                 |                    | ns   |
|           |                                 | Overdrive = 100 mV<br>$C_{LOAD} = 15\text{ pF}$       |                    | 85                 |                    | ns   |
| $t_r$     | Output Rise Time                | LMV7239/LMV7239Q<br>10% to 90%                        |                    | 1.7                |                    | ns   |
| $t_f$     | Output Fall Time                | 90% to 10%  |                    | 1.7                |                    | ns   |

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

(3) CMRR is not linear over the common mode range. Limits are guaranteed over the worst case from 0 to  $V_{CC}/2$  or  $V_{CC}/2$  to  $V_{CC}$ .

## 6.6 Electrical Characteristics, 5 V

Unless otherwise specified, all limits ensured for  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V^+/2$ ,  $V^+ = 5\text{ V}$ ,  $V^- = 0\text{ V}$ .


| PARAMETER |                                 | TEST CONDITIONS                                       | MIN <sup>(1)</sup> | TYP <sup>(2)</sup> | MAX <sup>(1)</sup> | UNIT |
|-----------|---------------------------------|---|--------------------|--------------------|--------------------|------|
| $V_{OS}$  | Input Offset Voltage            |   | –6                 | ±1                 | +6                 | mV   |
|           |                                 | At temp extremes                                      | –8                 |                    | +8                 |      |
| $I_B$     | Input Bias Current              |   |                    | 30                 | 400                | nA   |
|           |                                 | At temp extremes                                      |                    |                    | 600                |      |
| $I_{OS}$  | Input Offset Current            |   |                    | 5                  | 200                | nA   |
|           |                                 | At temp extremes                                      |                    |                    | 400                |      |
| CMRR      | Common-Mode Rejection Ratio     | $0\text{ V} < V_{CM} < 5\text{ V}$                    | 52                 | 67                 |                    | dB   |
| PSRR      | Power Supply Rejection Ratio    | $V^+ = 2.7\text{ V}$ to $5\text{ V}$                  | 65                 | 85                 |                    | dB   |
| $V_{CM}$  | Input Common-Mode Voltage Range | CMRR > 50dB   | $V^- - 0.1$        | –0.2 to 5.2        | $V^+ + 0.1$        | V    |
|           |                                 | At temp extremes                                      | $V^-$              |                    | $V^+$              |      |
| $V_O$     | Output Swing Low                | $I_L = -4\text{ mA}$ ,<br>$V_{ID} = -500\text{ mV}$   |                    | 230                | 350                | mV   |
|           |                                 | At temp extremes                                      |                    |                    | 450                |      |
|           |                                 | $I_L = -0.4\text{ mA}$ ,<br>$V_{ID} = -500\text{ mV}$ |                    | 10                 |                    |      |
| $I_S$     | Supply Current                  | No load   |                    | 65                 | 95                 | μA   |
|           |                                 | At temp extremes                                      |                    |                    | 110                |      |
| $t_{PD}$  | Propagation Delay               | Overdrive = 20 mV<br>$C_{LOAD} = 15\text{ pF}$        |                    | 89                 |                    | ns   |
|           |                                 | Overdrive = 50 mV<br>$C_{LOAD} = 15\text{ pF}$        |                    | 82                 |                    | ns   |
|           |                                 | Overdrive = 100 mV<br>$C_{LOAD} = 15\text{ pF}$       |                    | 75                 |                    | ns   |
| $t_f$     | Output Fall Time                | 90% to 10%  |                    | 1.2                |                    | ns   |

(1) All limits are ensured by testing or statistical analysis.


(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

## 6.7 Typical Characteristics


(Unless otherwise specified,  $V_S = 5V$ ,  $C_L = 10pF$ ,  $T_A = 25^\circ C$ ).




**Figure 1. Supply Current vs. Supply Voltage**




**Figure 2. Sourcing Current vs. Output Voltage**




**Figure 3. Sourcing Current vs. Output Voltage**



**Figure 4. Sinking Current vs. Output Voltage**



**Figure 5. Sinking Current vs. Output Voltage**



**Figure 6. Input Bias Current vs. Input Voltage**

## Typical Characteristics (continued)

(Unless otherwise specified,  $V_S = 5V$ ,  $C_L = 10pF$ ,  $T_A = 25^\circ C$ ).




Figure 7. Input Bias Current vs. Input Voltage




Figure 8. Propagation Delay vs. Temperature




Figure 9. Propagation Delay vs. Temperature




Figure 10. Propagation Delay vs. Capacitive Load




Figure 11. Propagation Delay vs. Capacitive Load





Figure 12. Propagation Delay vs. Input Overdrive




## Typical Characteristics (continued)


(Unless otherwise specified,  $V_S = 5V$ ,  $C_L = 10pF$ ,  $T_A = 25^\circ C$ ).



**Figure 13. Propagation Delay vs. Input Overdrive**



**Figure 14. Propagation Delay vs. Common-Mode Voltage**



**Figure 15. Propagation Delay vs. Common-Mode Voltage**


## 7 Detailed Description

### 7.1 Overview

The LMV7239-Q1 is an ultra low power, low voltage, 75-ns comparator. They are ensured to operate over the full supply voltage range of 2.7 V to 5.5 V. These devices achieve a 75-ns propagation delay while consuming only 65  $\mu$ A of supply current at 5 V.

The LMV7239-Q1 has a greater than rail-to-rail common-mode voltage range. The input common-mode voltage range extends 200 mV below ground and 200 mV above supply, allowing both ground and supply sensing.

### 7.2 Functional Block Diagram



**Figure 16. Simplified Schematic**

### 7.3 Feature Description

#### 7.3.1 Input Stage

The LMV7239-Q1 is a rail-to-rail input and output. The typical input common-mode voltage range of  $-0.2$  V below the ground to  $0.2$  V above the supply. The LMV7239-Q1 uses a complimentary PNP and NPN input stage in which the PNP stage senses common-mode voltage near  $V^-$  and the NPN stage senses common-mode voltage near  $V^+$ . If either of the input signals falls below the negative common mode limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on resulting in an increase of input bias current.


If one of the inputs goes above the positive common mode limit, the output will still maintain the correct logic level as long as the other input stays within the common mode range. However, the propagation delay will increase. When both inputs are outside the common-mode voltage range, current saturation occurs in the input stage, and the output becomes unpredictable.

The propagation delay does not increase significantly with large differential input voltages. However, large differential voltages greater than the supply voltage should be avoided to prevent damage to the input stage.

#### 7.3.2 Output Stage: LMV7239-Q1

The LMV7239-Q1 has a push-pull output. When the output switches, there is a low resistance path between  $V_{CC}$  and ground, causing high output sinking or sourcing current during the transition.



**Device Functional Modes (continued)**

**Figure 18. Inverting Comparator With Hysteresis**

The lower input trip voltage V<sub>A1</sub> is defined as:

$$V_{A1} = V_{CC}R_2 / [(R_1 // R_3) + R_2] \quad (1)$$

When V<sub>IN</sub> is greater than V<sub>A</sub>, the output voltage is low or very close to ground. In this case the three network resistors can be presented as R<sub>2</sub> // R<sub>3</sub> in series with R<sub>1</sub>.

The upper trip voltage V<sub>A2</sub> is defined as:

$$V_{A2} = V_{CC} (R_2 // R_3) / [(R_1) + (R_2 // R_3)] \quad (2)$$

The total hysteresis provided by the network is defined as  $\Delta V_A = V_{A1} - V_{A2}$ .

$$\Delta V_A = \frac{+V_{CC}R_1R_2}{R_1R_2 + R_1R_3 + R_2R_3} \quad (3)$$

**7.4.3.2 Non-Inverting Comparator With Hysteresis**

A noninverting comparator with hysteresis requires a two resistor network, and a voltage reference (V<sub>REF</sub>) at the inverting input. When V<sub>IN</sub> is low, the output is also low. For the output to switch from low to high, V<sub>IN</sub> must rise up to V<sub>IN1</sub> where V<sub>IN1</sub> is calculated by:

$$\Delta V_{IN1} = \frac{V_{REF}(R_1 + R_2)}{R_2} \quad (4)$$

As soon as V<sub>O</sub> switches to V<sub>CC</sub>, V<sub>A</sub> steps to a value greater than V<sub>REF</sub> which is given by:

$$V_A = V_{IN} + \frac{(V_{CC} - V_{IN1})R_1}{R_1 + R_2} \quad (5)$$


To make the comparator switch back to its low state, V<sub>IN</sub> must equal V<sub>REF</sub> before V<sub>A</sub> will again equal V<sub>REF</sub>. V<sub>IN2</sub> can be calculated by:

## Device Functional Modes (continued)


$$V_{IN2} = \frac{V_{REF}(R_1 + R_2) - V_{CC} R_1}{R_2} \quad (6)$$

The hysteresis of this circuit is the difference between  $V_{IN1}$  and  $V_{IN2}$ .

$$\Delta V_{IN} = V_{CC} R_1 / R_2 \quad (7)$$




**Figure 19. Noninverting Comparator With Hysteresis**



**Figure 20. Noninverting Comparator Thresholds**

### 7.4.4 Zero Crossing Detector

In a zero crossing detector circuit, the inverting input is connected to ground and the noninverting input is connected to a 100 mV<sub>PP</sub> AC signal. As the signal at the noninverting input crosses 0V, the comparator's output changes state.



**Figure 21. Simple Zero Crossing Detector**


#### 7.4.4.1 Zero Crossing Detector With Hysteresis

To improve switching times and centering the input threshold to ground a small amount of positive feedback is added to the circuit. Voltage divider  $R_4$  and  $R_5$  establishes a reference voltage,  $V_1$ , at the positive input. By making the series resistance,  $R_1$  plus  $R_2$  equal to  $R_5$ , the switching condition,  $V_1 = V_2$ , will be satisfied when  $V_{IN} = 0$ .

The positive feedback resistor,  $R_6$ , is made very large with respect to  $R_5 \parallel R_6 = 2000 R_5$ ). The resultant hysteresis established by this network is very small ( $\Delta V_1 < 10$  mV) but it is sufficient to insure rapid output voltage transitions.

Diode  $D_1$  is used to ensure that the inverting input terminal of the comparator never goes below approximately  $-100$  mV. As the input terminal goes negative,  $D_1$  will forward bias, clamping the node between  $R_1$  and  $R_2$  to approximately  $-700$  mV. This sets up a voltage divider with  $R_2$  and  $R_3$  preventing  $V_2$  from going below ground. The maximum negative input overdrive is limited by the current handling ability of  $D_1$ .


## Device Functional Modes (continued)



**Figure 22. Zero Crossing Detector With Hysteresis**

### 7.4.5 Threshold Detector

Instead of tying the inverting input to 0 V, the inverting input can be tied to a reference voltage. As the input on the noninverting input passes the  $V_{REF}$  threshold, the comparator's output changes state. It is important to use a stable reference voltage to ensure a consistent switching point.



**Figure 23. Threshold Detector**

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The LMV7239-Q1 is a single supply comparator with 75 ns of propagation delay and only 65  $\mu$ A of supply current.

### 8.2 Typical Applications

#### 8.2.1 Square Wave Oscillator




**Figure 24. Square Wave Oscillator**

##### 8.2.1.1 Design Requirements

A typical application for a comparator is as a square wave oscillator. The circuit in [Figure 24](#) generates a square wave whose period is set by the RC time constant of the capacitor  $C_1$  and resistor  $R_4$ .

##### 8.2.1.2 Detailed Design Procedure

The maximum frequency is limited by the large signal propagation delay of the comparator and by the capacitive loading at the output, which limits the output slew rate.



**Figure 25. Square Wave Oscillator Timing Thresholds**

Consider the output of [Figure 24](#) to be high to analyze the circuit. That implies that the inverted input ( $V_C$ ) is lower than the noninverting input ( $V_A$ ). This causes the  $C_1$  to be charged through  $R_4$ , and the voltage  $V_C$  increases until it is equal to the noninverting input. The value of  $V_A$  at this point is:

$$V_{A1} = \frac{V_{CC} \cdot R_2}{R_2 + R_1 \parallel R_3} \quad (8)$$

If  $R_1 = R_2 = R_3$ , then  $V_{A1} = 2/3 V_{CC}$

## Typical Applications (continued)

At this point the comparator switches pulling down the output to the negative rail. The value of  $V_A$  at this point is:

$$V_{A2} = \frac{V_{CC}(R_2 \parallel R_3)}{R_1 + (R_2 \parallel R_3)} \quad (9)$$

If  $R_1 = R_2 = R_3$ , then  $V_{A2} = V_{CC}/3$ .

The capacitor  $C_1$  now discharges through  $R_4$ , and the voltage  $V_C$  decreases until it is equal to  $V_{A2}$ , at which point the comparator switches again, bringing it back to the initial stage. The time period is equal to twice the time it takes to discharge  $C_1$  from  $2V_{CC}/3$  to  $V_{CC}/3$ , which is given by  $R_4 C_1 \ln 2$ . Hence the formula for the frequency is:


$$F = 1/(2 \cdot R_4 \cdot C_1 \cdot \ln 2) \quad (10)$$

The LMV7239 should be used for a symmetrical output. The LMV7235 will require a pullup resistor on the output to function, and will have a slightly asymmetrical output due to the reduced sourcing current.

### 8.2.1.3 Application Curves

Figure 26 shows the simulated results of an oscillator using the following values:

1.  $R_1 = R_2 = R_3 = R_4 = 100 \text{ k}\Omega$
2.  $C_1 = 100 \text{ pF}$ ,  $C_L = 20 \text{ pF}$
3.  $V_+ = 5 \text{ V}$ ,  $V_- = \text{GND}$
4.  $C_{\text{STRAY}}$  (not shown) from  $V_A$  to  $\text{GND} = 10 \text{ pF}$




**Figure 26. Square Wave Oscillator Output Waveform**

### 8.2.2 Crystal Oscillator

A simple crystal oscillator using the LMV7239-Q1 is shown in Figure 27. Resistors  $R_1$  and  $R_2$  set the bias point at the comparator's noninverting input. Resistors,  $R_3$  and  $R_4$  and capacitor  $C_1$  set the inverting input node at an appropriate DC average level based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. The output duty cycle for this circuit is roughly 50%, but it is affected by resistor tolerances and to a lesser extent by the comparator




## Typical Applications (continued)



**Figure 27. Crystal Oscillator**


### 8.2.3 Infrared (IR) Receiver

The LMV7239-Q1 can also be used as an infrared receiver. The infrared photo diode creates a current relative to the amount of infrared light present. The current creates a voltage across  $R_D$ . When this voltage level crosses the voltage applied by the voltage divider to the inverting input, the output transitions.



**Figure 28. IR Receiver**


### 8.2.4 Window Detector



**Figure 29. Window Detector**

A window detector monitors the input signal to determine if it falls between two voltage levels. Both outputs are true (high) when  $V_{REF1} < V_{IN} < V_{REF2}$

## Typical Applications (continued)



**Figure 30. Window Detector Output Signal**

The comparator outputs A and B are high only when  $V_{REF1} < V_{IN} < V_{REF2}$ , or "within the window", where these are defined as:

$$V_{REF1} = R_3 / (R_1 + R_2 + R_3) \times V_+ \quad (11)$$

$$V_{REF2} = (R_2 + R_3) / (R_1 + R_2 + R_3) \times V_+ \quad (12)$$

To determine if the input signal falls outside of the two voltage levels, both inputs on each comparators can be reversed to invert the logic.

Other names for window detectors are: threshold detector, level detector, and amplitude trigger or detector.

## 9 Power Supply Recommendations

To minimize supply noise, power supplies should be decoupled by a 0.01- $\mu$ F ceramic capacitor in parallel with a 10- $\mu$ F capacitor.

Due to the nanosecond edges on the output transition, peak supply currents will be drawn during the time the output is transitioning. Peak current depends on the capacitive loading on the output. The output transition can cause transients on poorly bypassed power supplies. These transients can cause a poorly bypassed power supply to "ring" due to trace inductance and low self-resonance frequency of high ESR bypass capacitors.

Treat the LMV7239-Q1 as a high-speed device. Keep the ground paths short and place small (low ESR ceramic) bypass capacitors directly between the  $V_+$  and  $V_-$  pins.

Output capacitive loading and output toggle rate will cause the average supply current to rise over the quiescent current.

## 10 Layout


### 10.1 Layout Guidelines

Proper grounding and the use of a ground plane will help to ensure the specified performance of the LMV7239-Q1. Minimizing trace lengths, reducing unwanted parasitic capacitance and using surface-mount components will also help. Comparators are very sensitive to input noise.

The LMV7239-Q1 requires a high-speed layout. Follow these layout guidelines:

1. Use printed-circuit board with a good, unbroken low-inductance ground plane.
2. Place a decoupling capacitor (0.1- $\mu$ F, ceramic surface-mount capacitor) as close as possible to  $V_{CC}$  pin.
3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from output.
4. Solder the device directly to the printed-circuit board rather than using a socket.
5. For slow moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to  $t_{PD}$  when the source impedance is low.
6. The top-side ground plane runs between the output and inputs.
7. Ground trace from the ground pin runs under the device up to the bypass capacitor, shielding the inputs from the outputs.

### 10.2 Layout Example



**Figure 31. SOT-23 Board Layout Example**

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 开发支持

TINA-TI 基于 SPICE 的模拟仿真程序, <http://www.ti.com.cn/tool/cn/tina-ti>

DIP 适配器评估模块, <http://www.ti.com.cn/tool/cn/dip-adapter-evm>

TI 通用运行放大器评估模块, <http://www.ti.com.cn/tool/cn/opampevm>

### 11.2 文档支持

#### 11.2.1 相关文档

《四个独立运行的比较器》(SNOA654)

### 11.3 接收文档更新通知

要接收文档更新通知, 请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册, 即可每周接收产品信息更改摘要。有关更改的详细信息, 请查看任何已修订文档中包含的修订历史记录。

### 11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点; 请参阅 TI 的 《使用条款》。

**TI E2E™ 在线社区** TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中, 您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.7 术语表

**SLYZ022** — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且不会对此文档进行修订。如需获取此数据表的浏览器版本, 请参阅左侧的导航栏。

## PACKAGING INFORMATION

| Orderable part number            | Status<br>(1) | Material type<br>(2) | Package   Pins   | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|----------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">LMV7239QDBVRQ1</a>   | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | SN                                   | Level-1-260C-UNLIM                | -40 to 125   | ZBMX                |
| LMV7239QDBVRQ1.A                 | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | SN                                   | Level-1-260C-UNLIM                | -40 to 125   | ZBMX                |
| <a href="#">LMV7239QM7/NOPB</a>  | Active        | Production           | SC70 (DCK)   5   | 1000   SMALL T&R      | Yes         | SN                                   | Level-1-260C-UNLIM                | -40 to 125   | C42                 |
| LMV7239QM7/NOPB.A                | Active        | Production           | SC70 (DCK)   5   | 1000   SMALL T&R      | Yes         | SN                                   | Level-1-260C-UNLIM                | -40 to 125   | C42                 |
| <a href="#">LMV7239QM7X/NOPB</a> | Active        | Production           | SC70 (DCK)   5   | 3000   LARGE T&R      | Yes         | SN                                   | Level-1-260C-UNLIM                | -40 to 125   | C42                 |
| LMV7239QM7X/NOPB.A               | Active        | Production           | SC70 (DCK)   5   | 3000   LARGE T&R      | Yes         | SN                                   | Level-1-260C-UNLIM                | -40 to 125   | C42                 |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF LMV7239-Q1 :**

- Catalog : [LMV7239](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMV7239QDBVRQ1   | SOT-23       | DBV             | 5    | 3000 | 178.0              | 8.4                | 3.2     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| LMV7239QM7/NOPB  | SC70         | DCK             | 5    | 1000 | 178.0              | 8.4                | 2.25    | 2.45    | 1.2     | 4.0     | 8.0    | Q3            |
| LMV7239QM7X/NOPB | SC70         | DCK             | 5    | 3000 | 178.0              | 8.4                | 2.25    | 2.45    | 1.2     | 4.0     | 8.0    | Q3            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMV7239QDBVRQ1   | SOT-23       | DBV             | 5    | 3000 | 208.0       | 191.0      | 35.0        |
| LMV7239QM7/NOPB  | SC70         | DCK             | 5    | 1000 | 208.0       | 191.0      | 35.0        |
| LMV7239QM7X/NOPB | SC70         | DCK             | 5    | 3000 | 208.0       | 191.0      | 35.0        |



**DCK0005A****PACKAGE OUTLINE****SOT - 1.1 max height**

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side.



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X


4214834/G 11/2024

### NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

**DBV0005A****PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月