www.ti.com


SLOS468D -MAY 2005-REVISED AUGUST 2011

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

Check for Samples: LMV331-Q1 SINGLE, LMV393-Q1 DUAL

FEATURES

- Qualified for Automotive Applications
- 2.7-V and 5-V Performance
- Low Supply Current
 - LMV331 . . . 60 μA Typ
 - LMV393 . . . 100 μA Typ
- Input Common-Mode Voltage Range Includes Ground
- Low Output Saturation Voltage . . . 200 mV Typ
- Open-Collector Output for Maximum Flexibility



DESCRIPTION/ORDERING INFORMATION

The LMV393-Q1 device is a low-voltage (2.7 V to 5.5 V) version of the dual and quad comparators, LM393 and LM339, which operate from 5 V to 30 V. The LMV331-Q1 is the single-comparator version.


The LMV331-Q1 and LMV393-Q1 are the most cost-effective solutions for applications where low-voltage operation, low power, space saving, and price are the primary specifications in circuit design for portable consumer products. These devices offer specifications that meet or exceed the familiar LM339 and LM393 devices at a fraction of the supply current.

ORDERING INFORMATION(1)

T _A		PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
40°C to 405°C	Single	SOT23-5 – DBV	Reel of 3000	LMV331QDBVRQ1	LADQ
–40°C to 125°C	Dual	SOIC - D	Reel of 2500	LMV393QDRQ1	V393Q1

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) DBV: The actual top-side marking has one additional character that designates the wafer fab/assembly site.

Figure 1. SYMBOL (EACH COMPARATOR)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Figure 2. SIMPLIFIED SCHEMATIC

VCC+

Q6

Q7


N1

IN
R1

R2

R3

GND



Absolute Maximum Ratings(1)

STRUMENTS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC+}	Supply voltage ⁽²⁾			5.5	V
V_{ID}	Differential input voltage (3)			±5.5	V
VI	Input voltage range (either input)		0	5.5	V
		D (8-pin) package		97	
θ_{JA}	Package thermal impedance (4) (5)	D (14-pin) package		86	°C/W
		DBV package		206	
T_{J}	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values (except differential voltages and V_{CC+} specified for the measurement of I_{OS}) are with respect to the network GND.
- 3) Differential voltages are at IN+ with respect to IN-.
- (4) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) T_A)/θ_{JA}. Selecting the maximum of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC+}	Supply voltage (single-supply operation)	2.7	5.5	V
V_{OUT}	Output voltage		$V_{CC+} + 0.3$	V
T _A	Operating free-air temperature	-40	125	°C



Electrical Characteristics

at specified free-air temperature, $V_{CC+} = 2.7 \text{ V}$, GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage		25°C		1.7	7	mV
αV_{IO}	Average temperature coefficient of input offset voltage		-40°C to 125°C		5		μV/°C
	Innut bigg gurrant		25°C		10	250	~ Λ
I _{IB}	Input bias current		-40°C to 125°C			400	nA
	land offers assumed		25°C		5	50	Λ
I _{IO}	Input offset current		-40°C to 125°C			150	nA
Io	Output current (sinking)	V _O ≤ 1.5 V	25°C	5	23		mA
	Outrot leakens assument		25°C		0.003		
	Output leakage current		-40°C to 125°C			1	μA
V _{ICR}	Common-mode input voltage range		25°C		-0.1 to 2		V
V_{SAT}	Saturation voltage	I _O ≤ 1 mA	25°C		200		mV
		LMV331			40	100	
I _{CC}	Supply current	LMV393 (both comparators)	25°C		70	140	μΑ
		LMV339 (all four comparators)			140	200	

Switching Characteristics

 $T_A = 25^{\circ}C$, $V_{CC+} = 2.7$ V, $R_L = 5.1$ k Ω , GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP	UNIT
	Dropogation delay high to law level output quitahing	Input overdrive = 10 mV	1000	
t _{PHL}	Propagation delay, high- to low-level output switching	Input overdrive = 100 mV	350	ns
	Description delection to bind level outside in a	Input overdrive = 10 mV	500	
t _{PLH}	Propagation delay, low- to high-level output switching	Input overdrive = 100 mV	400	ns



Electrical Characteristics

at specified free-air temperature, $V_{CC+} = 5 \text{ V}$, GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
\ /	land offer trade of		25°C		1.7	7	\/	
V_{IO}	Input offset voltage		-40°C to 125°C			9	mV	
αV_{IO}	Average temperature coefficient of input offset voltage		25°C		5		μV/°C	
	Innuit bing gurrant		25°C		25	250	~ Λ	
I _{IB}	Input bias current		-40°C to 125°C			400	nA	
	lanut offect ourrent		25°C		2	50	~ Λ	
I _{IO}	Input offset current		-40°C to 125°C			150	nA	
lo	Output current (sinking)	V _O ≤ 1.5 V	25°C	10	84		mA	
	Output lask-ass sumset		25°C		0.003			
	Output leakage current		-40°C to 125°C			1	μA	
V_{ICR}	Common-mode input voltage range		25°C		-0.1 to 4.2		V	
A_{VD}	Large-signal differential voltage gain		25°C	20	50		V/mV	
\ /	Cotomotion valtana	1 < 4 = 0	25°C		200	400	\/	
V_{SAT}	Saturation voltage	I _O ≤ 4 mA	-40°C to 125°C			700	mV	
		L MAY /224	25°C		60	120		
		LMV331	-40°C to 125°C			150		
	Cupply gurrant	LMV/202 (both comporators)	25°C		100	200	μΑ	
I _{CC}	Supply current	LMV393 (both comparators)	-40°C to 125°C			250		
		LMN/000 (all faces accessed as)	25°C		170	300		
		LMV339 (all four comparators)	-40°C to 125°C			350		

Switching Characteristics

 $T_A = 25$ °C, $V_{CC+} = 5$ V, $R_L = 5.1$ k Ω , GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP	UNIT
	Dropogation delay high to law layer output quitables	Input overdrive = 10 mV	600	
^T PHL	Propagation delay, high- to low-level output switching	Input overdrive = 100 mV	200	ns
	Decreased as delevided to be being being a stand or stable as	Input overdrive = 10 mV	450	
t _{PLH}	Propagation delay, low- to high-level output switching	Input overdrive = 100 mV	300	ns

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMV331QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LADQ
LMV331QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LADQ
LMV331QDBVRQ1.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LADQ
LMV393QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	V393Q1
LMV393QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	V393Q1
LMV393QDRQ1.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	V393Q1

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

OTHER QUALIFIED VERSIONS OF LMV331-Q1, LMV393-Q1:

● Catalog : LMV331, LMV393

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Feb-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV331QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV331QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 23-Feb-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	LMV331QDBVRQ1	SOT-23	DBV	5	3000	200.0	183.0	25.0
	LMV331QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated