


LMR436x0 在 150°C T_{JMAX} 下 I_Q < 2.5μA 并采用 4mm² HotRod™ QFN 封装的 36V 1A/2A 降压转换器

1 特性

- **功能安全型**
 - 有助于进行功能安全系统设计的文档
- 微型解决方案尺寸和低组件成本
 - 具有可润湿侧翼的 2mm × 2mm HotRod™ 封装
 - 内部补偿
- 针对超低 EMI 要求进行了优化
 - 轻负载下可通过 MODE/SYNC 引脚使用引脚可选 FPWM 模式提供恒定频率
 - F_{SW} 与 MODE/SYNC 引脚同步
- 专为工业应用而设计
 - 具有 -40°C 至 +150°C 的结温范围
 - 支持 42V 的瞬态电压
 - 支持 V_{IN} 最小值 3V
 - 可调范围高达 95% 的 V_{IN}，提供 3.3V 和 5V 固定 V_{OUT} 选项
- 在 1 mA 时效率高于 85%
 - 在 24V_{IN}、5V_{OUT} (固定) 时具有 1.3μA 的 I_Q
- 设计用于可扩展电源
 - 200kHz 至 2.2MHz (RT 引脚) 可调节 F_{SW}
 - 与以下器件引脚兼容：
 - LMR36506 (65V、600mA)
 - LMR36503 (65V、300mA)

2 应用

- 工厂自动化：现场变送器和过程传感器
- 楼宇自动化：HVAC 和防火安全
- 设备：园艺和电动工具



典型解决方案尺寸 (10mm x 10mm)

3 说明

LMR436x0 是业界超小型 36V、2A 和 1A 同步直流/直流降压转换器，采用 2mm x 2mm HotRod 封装。这款易于使用的转换器支持从 3.0 V 到 36V 的宽输入电压范围，以及高达 42V 的瞬态电压。

控制架构和功能集经过优化，可实现超小型解决方案尺寸。该器件使用峰值电流模式控制，可最大限度地降低输出电容。LMR436x0 使用双随机展频、低 EMI HotRod 封装和经过优化的引脚排列，更大程度地减小了输入滤波器尺寸。MODE/SYNC 和 RT 引脚型号可用于在 200 kHz 至 2.2 MHz 范围内设置或同步频率，以避免噪声敏感频带。

LMR436x0 紧凑的解决方案尺寸和丰富的功能集简化了各种工业应用的实施。

封装信息


器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
LMR43620	RPE (VQFN-HR, 9)	2.00mm × 2.00mm
LMR43610		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

器件信息

器件型号	额定输出电流 ⁽¹⁾
LMR43620	2A
LMR43610	1A

(1) 请参阅 [器件比较表](#)。



效率：V_{OUT} = 5 V (固定值)、1 MHz



Table of Contents

1 特性	1	8.3 Feature Description.....	12
2 应用	1	8.4 Device Functional Modes.....	21
3 说明	1	9 Application and Implementation	27
4 Revision History	2	9.1 Application Information.....	27
5 Device Comparison Table	3	9.2 Typical Application.....	28
6 Pin Configuration and Functions	4	9.3 Best Design Practices.....	40
7 Specifications	5	9.4 Power Supply Recommendations.....	40
7.1 Absolute Maximum Ratings.....	5	9.5 Layout.....	40
7.2 ESD Ratings.....	5	10 Device and Documentation Support	43
7.3 Recommended Operating Conditions.....	5	10.1 Device Support.....	43
7.4 Thermal Information.....	6	10.2 Documentation Support.....	43
7.5 Electrical Characteristics.....	6	10.3 支持资源.....	43
7.6 System Characteristics.....	8	10.4 Trademarks.....	44
7.7 Typical Characteristics.....	9	10.5 静电放电警告.....	44
8 Detailed Description	10	10.6 术语表.....	44
8.1 Overview.....	10	11 Mechanical, Packaging, and Orderable Information	45
8.2 Functional Block Diagram.....	11		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同


Changes from Revision A (October 2021) to Revision B (May 2023)	Page
• 将文档状态从“预告信息”更改为“量产数据”	1

5 Device Comparison Table

ORDERABLE PART NUMBER ⁽¹⁾	OUTPUT CURRENT	OUTPUT VOLTAGE	EXTERNAL SYNC	F _{sw}	SPREAD SPECTRUM
LMR43620MB5RPER	2 A	5-V fixed / adjustable	Yes (PFM/FPWM Selectable)	Fixed 1 MHz	No
LMR43620R5RPER	2 A	5-V fixed / adjustable	No (Default PFM at light load)	Adjustable with RT resistor	No
LMR43610MB3RPER	1 A	3.3-V fixed / adjustable	Yes (PFM/FPWM Selectable)	Fixed 1 MHz	No
LMR43610R3RPER	1 A	3.3-V fixed / adjustable	No (Default PFM at light load)	Adjustable with RT resistor	No

(1) For more information on device orderable part numbers, see [Device Nomenclature](#).

6 Pin Configuration and Functions



A. See [Device Comparison Table](#) for more details. Pin 1 is factory-set for externally adjustable switching frequency RT variants only.

B. Pin 1 factory-set for fixed switching frequency MODE/SYNC variants only.

图 6-1. 9-Pin (2 mm × 2 mm) VQFN-HR RPE Package (Top View)

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	RT or MODE/SYNC	A	For the RT variant, the switching frequency can be adjusted from 200 kHz to 2.2 MHz. For the MODE/SYNC variant, it can operate in user-selectable PFM/FPWM mode and can be synchronized to an external clock. <i>Do not float this pin.</i>
2	PGOOD	A	Open-drain power-good flag output. Connect to a suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. It goes low when EN = low. It can be open or grounded when not used.
3	EN/UVLO	A	Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN. <i>Do not float this pin.</i>
4	VIN	P	Input supply to regulator. Connect a high-quality bypass capacitor or capacitors directly to this pin and GND.
5	SW	P	Regulator switch node. Connect to power inductor.
6	BOOT	P	Bootstrap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin.
7	VCC	P	Internal LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality 1- μ F capacitor from this pin to GND.
8	VOUT/FB	A	Fixed output options and adjustable output options are available with the VOUT/FB pin variant. Connect to the output voltage node for fixed VOUT. Connect to tap point of feedback voltage divider for adjustable VOUT. See 节 9.2.2.2.1 for how to select feedback resistor divider values. Check 节 5 for more details. <i>Do not float this pin.</i>
9	GND	G	Power ground terminal. Connect to system ground. Connect to C_{IN} with short, wide traces.

A = Analog, P = Power, G = Ground

7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range ⁽¹⁾

PARAMETER		MIN	MAX	UNIT
Voltages	V _{IN} to GND	- 0.3	42	V
Voltages	SW to GND	- 0.3	V _{IN} + 0.3	V
Voltages	BOOT to SW	- 0.3	5.5	V
Voltages	VCC to GND	- 0.3	5.5	V
Voltages	VOUT/FB to GND	- 0.3	16	V
Voltages	SYNC/MODE or RT to GND	- 0.3	5.5	V
Voltages	PGOOD to GND	- 0.3	20	V
Voltages	EN to GND	- 0.3	42	V
Temperature	T _J , Junction temperature	- 40	150	°C
Temperature	T _{stg} , Storage temperature	- 65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/ JEDEC JS-002 ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of - 40 °C to 150 °C (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input Voltage Range for start-up	3.6	36	V
	Input Voltage Range after start-up	3.0	36	V
V _{OUT}	Output Voltage Range with Adjustable Output Voltage Setup	1	0.95 * V _{IN}	V
I _{OUT}	LMR43620 Continuous DC Output Current Range	0	2	A
I _{OUT}	LMR43610 Continuous DC Output Current Range	0	1	A
T _J	Operating junction temperature	- 40	150	°C

7.4 Thermal Information

The value of $R_{\theta JA}$ in this table is only valid for comparison with other packages. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, a 4-layer PCB can achieve a $R_{\theta JA} = 50^{\circ}\text{C}/\text{W}$.

THERMAL METRIC ⁽¹⁾		LMR436x0	
		RPE (VQFN-HR)	
		9 PINS	
			UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance for LMR43620MQ3EVM-2M	50	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.4	$^{\circ}\text{C}/\text{W}$
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	47.5	$^{\circ}\text{C}/\text{W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	26.1	$^{\circ}\text{C}/\text{W}$
ψ_{JT}	Junction-to-top characterization parameter	0.9	$^{\circ}\text{C}/\text{W}$
ψ_{JB}	Junction-to-board characterization parameter	25.9	$^{\circ}\text{C}/\text{W}$

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#)

7.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of -40°C to $+150^{\circ}\text{C}$, unless otherwise noted. Minimum and Maximum limits are guaranteed through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)						
V_{INMIN}	Input voltage rising threshold for start-up	Before start-up	3.2	3.35	3.5	V
	Input voltage falling threshold	After operating	2.45	2.7	3	V
$I_{SD(VIN)}$	Shutdown quiescent current at VIN pin	EN = 0 V	0.25	1		μA
I_{BIAS}	Non-switching input current at VOUT/FB	Fixed 5.0-V V_{out} , $V_{VOUT/FB} = 5.25\text{ V}$	4.2	6.5		μA
I_{BIAS}	Non-switching input current at VOUT/FB	Fixed 3.3-V V_{out} , $V_{VOUT/FB} = 3.47\text{ V}$	4.2	6.5		μA
$I_{QVIN(\text{nonsw})}$	Non-switching input current; measured at VIN pin ⁽¹⁾	Fixed 5.0-V V_{OUT} , $V_{VOUT/FB} = 5.25\text{ V}$	1.6	3		μA
$I_{QVIN(\text{nonsw})}$	Non-switching input current; measured at VIN pin ⁽¹⁾	Fixed 3.3-V V_{OUT} , $V_{VOUT/FB} = 3.47\text{ V}$	1.2	2.2		μA
ENABLE (EN PIN)						
$V_{EN-WAKE}$	EN wakeup threshold		0.5	0.7	1	V
$V_{EN-VOUT}$	Precision enable rising threshold for V_{OUT}		1.16	1.23	1.3	V
$V_{EN-HYST}$	Enable hysteresis below $V_{EN-VOUT}$		0.3	0.35	0.4	V
I_{LKG-EN}	Enable pin input leakage current	$V_{EN} = V_{IN} = 13.5\text{ V}$	10			nA
INTERNAL LDO (VCC PIN)						
V_{CC}	VCC pin output voltage	$V_{FB} = 0\text{ V}$, $I_{VCC} = 1\text{ mA}$	3.1	3.3	3.45	V
VOLTAGE FEEDBACK (VOUT/FB PIN)						
V_{OUT}	Output voltage accuracy for fixed V_{OUT}	3.3-V V_{OUT} , $V_{IN} = 3.6\text{ V}$ to 36 V , FPWM Mode	3.27	3.3	3.33	V
V_{OUT}	Output voltage accuracy for fixed V_{OUT}	5-V V_{OUT} , $V_{IN} = 5.5\text{ V}$ to 36 V , FPWM Mode	4.94	5.00	5.06	V
V_{FB}	Internal reference voltage accuracy	$V_{OUT} = 1\text{ V}$, $V_{IN} = 3.0\text{ V}$ to 36 V , FPWM Mode	0.99	1.00	1.01	V
$I_{FB(LKG)}$	FB input current	Adjustable configuration, FB = 1 V	10			nA
CURRENT LIMITS						
$I_{PEAKMAX}$	High-side peak current limit	LMR43610	1.4	1.8	2.1	A
I_{VALMAX}	Low-side valley current limit	LMR43610	0.85	1.1	1.4	A
$I_{PEAKMIN}$	Minimum peak current limit	LMR43610, Auto Mode	0.17	0.27	0.4	A
I_{NEGMIN}	Low-side valley current negative limit	LMR43610, FPWM Mode	-1	-0.8	-0.6	A
$I_{PEAKMAX}$	High-side peak current limit	LMR43620	2.8	3.4	3.9	A

7.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature range of -40°C to +150°C, unless otherwise noted. Minimum and Maximum limits are guaranteed through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{VALMAX}	Low-side valley current limit	LMR43620	1.9	2.2	2.53	A
$I_{PEAKMIN}$	Minimum peak current limit	LMR43620, Auto Mode	0.37	0.5	0.65	A
I_{NEGMIN}	Negative current limit	LMR43620, FPWM Mode	-1	-0.8	-0.6	A
I_{ZC}	Zero-cross current limit	Auto Mode	30	80	135	mA
POWER GOOD (PGOOD PIN)						
PGD_{OV}	PGOOD upper threshold - rising	% of VOUT/FB (Fixed or Adj. output)	104	108	111	%
PGD_{UV}	PGOOD upper threshold - falling	% of VOUT/FB (Fixed or Adj. output)	89	91	94.2	%
PGD_{HYST}	PGOOD recovery hysteresis for OV	% of VOUT/FB target regulation voltage	2	2.4	2.8	%
	PGOOD recovery hysteresis for UV	% of VOUT/FB target regulation voltage	1.1	3.3	5.9	%
$V_{PGD-VAL}$	Minimum V_{IN} for PGOOD function	$V_{EN} = 0\text{ V}$, $R_{PGD_PU} = 10\text{ k}\Omega$			1.5	V
R_{PGD}	PGOOD ON resistance	$V_{EN} = 3.3\text{ V}$, 200 μA pull up current			100	Ω
R_{PGD}	PGOOD ON resistance	$V_{EN} = 0\text{ V}$, 200 μA pull up current			100	Ω
Soft Start						
POWER STAGE						
V_{BOOT_UVLO}	Voltage on BOOT pin compared to SW which will turnoff high-side switch			2.1		V
$R_{DSON-HS}$	High-side MOSFET on-resistance	Load = 1 A		132	260	m Ω
$R_{DSON-LS}$	Low-side MOSFET on-resistance	Load = 1 A		75	140	m Ω
SOFT START						
t_{SS}	Time from first SW pulse to VOUT/FB at 90% of set point.		2	3.5	4.6	ms
t_{HICCUP}	Time in hiccup before retry soft start		30	50	75	ms
POWER GOOD (PGOOD PIN)						
t_{RESET_FILTER}	PGOOD deglitch delay at falling edge		25	40	75	μs
t_{PGOOD_ACT}	Delay time to PGOOD high signal		1.35	2.5	4	ms
OSCILLATOR (SYNC/MODE PIN)						
t_{PULSE_H}	High duration needed to be recognized as a pulse		100			ns
t_{PULSE_L}	Low duration needed to be recognized as a pulse		100			ns
t_{SYNC}	High/Low level pulse maximum duration to be recognized as a valid clock signal				6	μs
t_{MODE}	Time at one level needed to indicate FPWM or Auto Mode		12.5			μs
OSCILLATOR (SYNC/MODE PIN)						
$F_{SW(1MHz)}$	Frequency of 1MHz variant in FPWM		0.9	1	1.1	MHz
f_{SYNC}	Frequency SYNC range		0.2		2.5	MHz
V_{MODE_L}	SYNC/MODE input voltage low level threshold		1			V
V_{MODE_H}	SYNC/MODE input voltage high level threshold				1.6	V
OSCILLATOR (RT PIN)						
$F_{SW(1MHz)}$	Switching frequency with Internal fixed 1 MHz setting	RT pin tie to V_{CC}	0.9	1	1.1	MHz
$F_{SW(2p2MHz)}$	Switching frequency with fixed 2.2 MHz	RT pin tied to GND	2.1	2.2	2.3	MHz

7.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature range of -40°C to $+150^{\circ}\text{C}$, unless otherwise noted. Minimum and Maximum limits are guaranteed through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$F_{SW(Adj)}$	Accuracy of external frequency, 400 kHz	$R_{RT} = 39.2\text{ k}\Omega$ 0.1% resistor	0.34	0.4	0.46	MHz
SWITCH NODE						
t_{ON-MIN}	Minimum HS switch on-time	FPWM mode $I_{OUT} = 1\text{ A}$, 2.2 MHz fixed		65	75	ns
$t_{OFF-MIN}$	Minimum HS switch off-time			60	85	ns
t_{ON-MAX}	Maximum HS switch on-time	HS timeout in dropout	6	9	13	μs

(1) This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.


7.6 System Characteristics

The following specifications apply only to the typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to $T_J = 25^{\circ}\text{C}$ only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of $T_J = -40^{\circ}\text{C}$ to 150°C . These specifications are not ensured by production testing.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{QVIN}	Input current to V_{IN}	$V_{IN} = 13.5\text{ V}$, Fixed 3.3-V V_{OUT} , $I_{OUT} = 0\text{ A}$, Auto mode		1.5		μA
		$V_{IN} = 13.5\text{ V}$, Fixed 5-V V_{OUT} , $I_{OUT} = 0\text{ A}$, Auto mode		2		μA
POWER STAGE						
V_{DROP1}	Input to output voltage differential to maintain V_{OUT} regulation $\geq 95\%$, with frequency foldback	$V_{OUT} = 3.3\text{-V}$, fixed 2.2 MHz, $I_{OUT} = 1\text{ A}$		0.2		V
		$V_{OUT} = 5\text{-V}$, fixed 2.2 MHz, $I_{OUT} = 1\text{ A}$		0.2		V
V_{DROP2}	Input to output voltage differential to maintain V_{OUT} regulation $\geq 95\%$ and $F_{SW} \geq 1.85\text{ MHz}$	$V_{OUT} = 3.3\text{-V}$, fixed 2.2 MHz, $I_{OUT} = 1\text{ A}$		0.7		V
	Input to output voltage differential to maintain V_{OUT} regulation $\geq 95\%$ and $F_{SW} \geq 1.85\text{ MHz}$	$V_{OUT} = 5\text{-V}$, fixed 2.2 MHz trim, $I_{OUT} = 1\text{ A}$		0.9		V
D_{MAX}	Maximum switch duty cycle	While in frequency fold-back		98		%
		$F_{sw} = 1.85\text{ MHz}$, $V_{OUT} = 5.0\text{-V}$, $I_{OUT} = 1\text{ A}$		87		%
$R_{FBPARA(min)}$	Minimum value of the parallel feedback resistors: R_{FBT}/R_{FBB}			5		$\text{k}\Omega$
PROTECTION						
$T_{SD(trip)}$	Thermal shutdown temperature	Shutdown temperature	158	168	186	$^{\circ}\text{C}$
$T_{SD(hyst)}$	Thermal shutdown temperature	Recovery temperature		15	20	$^{\circ}\text{C}$

7.7 Typical Characteristics

Unless otherwise specified, the following conditions apply: $T_A = 25^\circ\text{C}$, $V_{IN} = 13.5\text{ V}$



8 Detailed Description


8.1 Overview

The LMR436x0 is a wide input, low-quiescent current, high-performance regulator that can operate over a wide range of duty ratio and switching frequencies, including sub-AM band at 400 kHz and above AM band at 2.2 MHz. During wide input transients, if the minimum on time or the minimum off time cannot support the desired duty ratio at the higher switching frequency settings, the switching frequency is reduced automatically, allowing the LMR436x0 to maintain the output voltage regulation. With an internally compensated design optimized for minimal output capacitors, the system design process with the LMR436x0 is simplified significantly compared to other buck regulators available in the market.

The LMR436x0 is designed to minimize external component cost and solution size while operating in all demanding industrial environments. The LMR436x0 family includes variants that can be set up to operate over a wide switching frequency range, from 200 kHz to 2.2 MHz, with the correct resistor selection from the RT pin to ground. To further reduce system cost, the PGOOD output feature with built-in delayed release allows the elimination of the reset supervisor in many applications.

The LMR436x0 comes in an ultra-small 2-mm × 2-mm QFN package with wettable flanks, allowing for quick optical inspection along with specially designed corner anchor pins for reliable board level solder connections.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Enable, Start-Up, and Shutdown

Voltage at the EN pin controls the start-up or remote shutdown of the LMR436x0 family of devices. The part stays shut down as long as the EN pin voltage is less than $V_{EN-WAKE} = 0.5$ V. During shutdown, the input current drawn by the device typically drops down to $0.25 \mu\text{A}$ ($V_{IN} = 13.5$ V). With the voltage at the EN pin greater than $V_{EN-WAKE}$, the device enters device standby mode and the internal LDO powers up to generate V_{CC} . As the EN voltage increases further, approaching $V_{EN-VOUT}$, the device finally starts to switch, entering start-up mode with a soft start. During the device shutdown process, when the EN input voltage measures less than $(V_{EN-VOUT} - V_{EN-HYST})$, the regulator stops switching and re-enters device standby mode. Any further decrease in the EN pin voltage, below $V_{EN-WAKE}$, and the device is then firmly shut down. The high-voltage compliant EN input pin can be connected directly to the V_{IN} input pin if remote precision control is not needed. The EN input pin must not be allowed to float. The various EN threshold parameters and their values are listed in [Electrical Characteristics](#). [Figure 8-2](#) shows the precision enable behavior and [Figure 8-3](#) shows a typical remote EN start-up waveform in an application. After EN goes high, after a delay of about 2.5 ms, the output voltage begins to rise with a soft start and reaches close to the final value in about 3.5 ms (t_{SS}). After a delay of about 2.5 ms (t_{PGOOD_ACT}), the PGOOD flag goes high. During start-up, the device is not allowed to enter FPWM mode until the soft-start time has elapsed. This time is measured from the rising edge of EN. Check [Section 9.2.2.8.1](#) for component selection.




图 8-1. VIN UVLO Using the EN Pin




图 8-2. Precision Enable Behavior




图 8-3. Enable Start-Up $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 2\text{ A}$

8.3.2 External CLK SYNC (with MODE/SYNC)

It is often desirable to synchronize the operation of multiple regulators in a single system, resulting in a well-defined system level performance. The select variants in the LMR436x0 with the MODE/SYNC pin allow the power designer to synchronize the device to a common external clock. The LMR436x0 implements an in-phase locking scheme, where the rising edge of the clock signal, provided to the MODE/SYNC pin of the LMR436x0, corresponds to the turning on of the high-side device. The external clock synchronization is implemented using a phase locked loop (PLL), eliminating any large glitches. The external clock fed into the LMR436x0 replaces the internal free-running clock, but does not affect any frequency foldback operation. Output voltage continues to be well-regulated. The device remains in FPWM mode and operates in CCM for light loads when synchronization input is provided.

The MODE/SYNC input pin in the LMR436x0 can operate in one of three selectable modes:

- Auto mode: Pulse frequency modulation (PFM) operation is enabled during light load and diode emulation prevents reverse current through the inductor. See 节 8.4.3.2 for more details.
- FPWM mode: In FPWM mode, diode emulation is disabled, allowing current to flow backwards through the inductor. This allows operation at full frequency even without load current. See 节 8.4.3.3 for more details.
- SYNC mode: The internal clock locks to an external signal applied to the MODE/SYNC pin. As long as output voltage can be regulated at full frequency and is not limited by minimum off time or minimum on time, clock frequency is matched to the frequency of the signal applied to the MODE/SYNC pin. While the device is in SYNC mode, it operates as though in FPWM mode: diode emulation is disabled, allowing the frequency applied to the MODE/SYNC pin to be matched without a load.

8.3.2.1 Pulse-Dependent MODE/SYNC Pin Control

Most systems that require more than a single mode of operation from the LMR436x0 are controlled by digital circuitry such as a microprocessor. These systems can generate dynamic signals easily but have difficulty generating multi-level signals. Pulse-dependent MODE/SYNC pin control is useful with these systems. To initiate pulse-dependent MODE/SYNC pin control, a valid sync signal must be applied. 表 8-1 shows a summary of the pulse dependent mode selection settings.

表 8-1. Pulse-Dependent Mode Selection Settings

MODE/SYNC INPUT	MODE
$> V_{\text{MODE_H}}$	FPWM with spread spectrum factory setting
$< V_{\text{MODE_L}}$	Auto mode with spread spectrum factory setting
Synchronization Clock	SYNC mode

图 8-4 shows the transition between auto mode and FPWM mode while in pulse-dependent MODE/SYNC control. The LMR436x0 transitions to a new mode of operation after the time, t_{MODE} . 图 8-4 and 图 8-5 show the details.




图 8-4. Transition from Auto Mode and FPWM Mode

If MODE/SYNC voltage remains constant longer than t_{MODE} , the LMR436x0 enters either auto mode or FPWM mode with spread spectrum turned on (if factory setting is enabled) and MODE/SYNC continues to operate in pulse-dependent scheme.




图 8-5. Transition from SYNC Mode to Auto Mode




图 8-6. Transition from SYNC Mode to FPWM Mode

8.3.3 Adjustable Switching Frequency (with RT)

The select variants in the LMR436x0 family with the RT pin allow the power designers to set any desired operating frequency between 200 kHz and 2.2 MHz in their applications. See 图 8-7 to determine the resistor value needed for the desired switching frequency. The RT pin and the MODE/SYNC pin variants share the same pin location. The power supply designer can either use the RT pin variant and adjust the switching frequency of operation as warranted by the application or use the MODE/SYNC variant and synchronize to an external clock signal. See 表 8-2 for selection on programming the RT pin.

表 8-2. RT Pin Setting

RT INPUT	SWITCHING FREQUENCY
VCC	1 MHz
GND	2.2 MHz
RT resistor to GND	Adjustable according to 图 8-7
Float (Not Recommended)	No switching

方程式 1 can be used to calculate the value of RT for a desired frequency.

$$RT = \frac{18286}{F_{sw}^{1.021}} \quad (1)$$

where

- RT is the frequency setting resistor value (kΩ).
- F_{SW} is the switching frequency.




图 8-7. RT Values vs Frequency

8.3.4 Power-Good Output Operation

The power-good feature using the PGOOD pin of the LMR436x0 can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output remains low under device fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for any short duration excursions in the output voltage, such as during line and load

transients. Output voltage excursions lasting less than $t_{\text{RESET_FILTER}}$ do not trip the power-good flag. Power-good operation can best be understood in reference to 图 8-8. 表 8-3 gives a more detailed breakdown of the PGOOD operation. Here, $V_{\text{PGD}_{\text{UV}}}$ is defined as the PGD_{UV} scaled version of V_{OUT} (target regulated output voltage) and $V_{\text{PGD}_{\text{HYST}}}$ as the PGD_{HYST} scaled version of V_{OUT} , where both PGD_{UV} and PGD_{HYST} are listed in [Electrical Characteristics](#). During the initial power up, a total delay of 6 ms (typical) is encountered from the time $V_{\text{EN-VOUT}}$ is triggered to the time that the power-good is flagged high. This delay only occurs during the device start-up and is not encountered during any other normal operation of the power-good function. When EN is pulled low, the power-good flag output is also forced low. With EN low, power-good remains valid as long as the input voltage ($V_{\text{PGD-VAL}}$ is ≥ 1.5 V (max)).

The power-good output scheme consists of an open-drain n-channel MOSFET, which requires an external pullup resistor connected to a suitable logic supply. It can also be pulled up to either V_{CC} or V_{OUT} through an appropriate resistor, as desired. If this function is not needed, the PGOOD pin can be open or grounded. Limit the current into this pin to ≤ 4 mA.




图 8-8. Power-Good Operation (OV Events Not Included)

表 8-3. Fault Conditions for PGOOD (Pull Low)

FAULT CONDITION INITIATED	FAULT CONDITION ENDS (AFTER WHICH $t_{\text{PGD}_{\text{ACT}}}$ MUST PASS BEFORE PGOOD OUTPUT IS RELEASED)
$V_{\text{OUT}} < V_{\text{PGD}_{\text{UV}}} \text{ AND } t > t_{\text{RESET_FILTER}}$	Output voltage in regulation: $V_{\text{PGD}_{\text{UV}}} + V_{\text{PGD}_{\text{HYST}}} < V_{\text{OUT}} < V_{\text{PGD}_{\text{OV}}} - V_{\text{PGD}_{\text{HYST}}}$
$V_{\text{OUT}} > V_{\text{PGD}_{\text{OV}}} \text{ AND } t > t_{\text{RESET_FILTER}}$	Output voltage in regulation
$T_{\text{J}} > T_{\text{SD(trip)}}$	$T_{\text{J}} < T_{\text{SD(trip)}} - T_{\text{SD(hyst)}}$ AND output voltage in regulation
$\text{EN} < V_{\text{EN-VOUT}} - V_{\text{EN-HYST}}$	$\text{EN} > V_{\text{EN-VOUT}}$ AND output voltage in regulation

8.3.5 Internal LDO, VCC, and VOUT/FB Input

The LMR436x0 uses the internal LDO output and the VCC pin for all internal power supply. The VCC pin draws power either from the V_{IN} (in adjustable output variants) or the VOUT/FB (in fixed-output variants). In the fixed output variants, after the LMR436x0 is active but has yet to regulate, the VCC rail continues to draw power from the input voltage, V_{IN} , until the VOUT/FB voltage reaches > 3.3 V (or when the device has reached steady-state regulation post the soft start). The VCC rail typically measures 3.3 V in both adjustable and fixed output variants. During start-up, VCC momentarily exceeds the normal operating voltage, then drops to the normal operating voltage.

8.3.6 Bootstrap Voltage and $V_{\text{BOOT-UVLO}}$ (BOOT Terminal)

The high-side switch driver circuit requires a bias voltage higher than V_{IN} to ensure the HS switch is turned ON. The capacitor connected between BOOT and SW works as a charge pump to boost voltage on the BOOT terminal to $(\text{SW} + V_{\text{CC}})$. The boot diode is integrated on the LMR436x0 die to minimize physical solution size. TI recommends a 100-nF capacitor rated for 10 V or higher for CBOOT. The BOOT rail has a UVLO setting. This UVLO has a threshold of $V_{\text{BOOT-UVLO}}$ and is typically set at 2.1 V. If the CBOOT capacitor is not charged above this voltage with respect to the SW pin, then the part initiates a charging sequence, turning on the low-side switch before attempting to turn on the high-side device.

8.3.7 Output Voltage Selection

In the LMR436x0 family, an adjustable output or fixed output voltage option is configurable for every device variant (see [节 5](#)). For an adjustable output, the user needs an external resistor divider connection between the output voltage node, the device FB pin, and the system GND, as shown in [图 8-9](#). The adjustable output voltage operation uses a 1-V internal reference voltage. Refer to section [节 9.2.2.2.1](#) for more details on how to adjust the output voltage.

When using the fixed-output configuration from the LMR436x0 family, simply connect the FB pin (identified as VOUT/FB pin for fixed-output variants in the rest of the data sheet) to the system output voltage node. See [节 5](#) for more details.




图 8-9. Setting Output Voltage for Adjustable Output Variant

In an adjustable output voltage configuration, an additional feedforward capacitor, C_{FF} , in parallel with the R_{FBT} , can be used to optimize the phase margin and transient response. See [节 9.2.2.8](#) for more details. No additional resistor divider or feedforward capacitor is needed in fixed-output variants.

8.3.8 Soft Start and Recovery from Dropout

When designing with the LMR436x0, slow rise in output voltage due to recovery from dropout and soft start must be considered as a two separate operating conditions, as shown in [图 8-10](#) and [图 8-11](#). Soft start is triggered by any of the following conditions:

- Power is applied to the V_{IN} pin of the device, releasing undervoltage lockout.
- EN is used to turn on the device.
- Recovery from shutdown due to overtemperature protection

After soft start is triggered, the IC takes the following actions:

- The reference used by the IC to regulate output voltage is slowly ramped up. The net result is that output voltage, if previously 0 V, takes t_{SS} to reach 90% of the desired value.
- Operating mode is set to auto mode of operation, activating the diode emulation mode for the low-side MOSFET. This allows start-up without pulling the output low. This is true even when there is a voltage already present at the output during a pre-bias start-up.




图 8-10. Soft Start With and Without Pre-bias Voltage

8.3.8.1 Recovery from Dropout

Any time the output voltage falls more than a few percent, output voltage ramps up slowly. This condition, called graceful recovery from dropout in this document, differs from soft start in two important ways:

- The reference voltage is set to approximately 1% above what is needed to achieve the existing output voltage.
- If the device is set to FPWM, the device continues to operate in that mode during its recovery from dropout. If output voltage were to suddenly be pulled up by an external supply, the LMR436x0 can pull down on the output. Note that all protections that are present during normal operation are in place, preventing any catastrophic failure if output is shorted to a high voltage or ground.




图 8-11. Recovery from Dropout




图 8-12. Typical Output Recovery from Dropout from 8 V to 4 V

Whether output voltage falls due to high load or low input voltage, after the condition that causes output to fall below its set point is removed, the output climbs at the same speed as during start-up. 图 8-12 shows an example of this behavior.

8.3.9 Current Limit and Short Circuit

The LMR436x0 is protected from overcurrent conditions by cycle-by-cycle current limiting on both high-side (HS) and low-side (LS) MOSFETs.

High-side MOSFET overcurrent protection is implemented by the typical peak-current mode control scheme. The HS switch current is sensed when the HS is turned on after a short blanking time. The HS switch current is compared to either the minimum of a fixed current set point or the output of the internal error amplifier loop minus the slope compensation every switching cycle. Because the output of the internal error amplifier loop has a maximum value and slope compensation increases with duty cycle, HS current limit decreases with increased duty factor if duty factor is typically above 35%.

When the LS switch is turned on, the current going through it is also sensed and monitored. Like the high-side device, the low-side device has a turn-off commanded by the internal error amplifier loop. In the case of the low-side device, turn-off is prevented if the current exceeds this value, even if the oscillator normally starts a new switching cycle. Also like the high-side device, there is a limit on how high the turn-off current is allowed to be. This is called the low-side current limit, I_{VALMAX} . If the LS current limit is exceeded, the LS MOSFET stays on and the HS switch is not to be turned on. The LS switch is turned off after the LS current falls below this limit and the HS switch is turned on again as long as at least one clock period has passed since the last time the HS device has turned on.




图 8-13. Current Limit Waveforms

Because the current waveform assumes values between $I_{PEAKMAX}$ and I_{VALMAX} , the maximum output current is very close to the average of these two values unless duty factor is very high. After operating in current limit, hysteretic control is used and current does not increase as output voltage approaches zero.

If duty factor is very high, current ripple must be very low to prevent instability. Because current ripple is low, the part is able to deliver full current. The current delivered is very close to I_{VALMAX} .




图 8-14. Output Voltage Versus Output Current

Under most conditions, current is limited to the average of $I_{PEAKMAX}$ and I_{VALMAX} . If input voltage is low, current can be limited to approximately I_{VALMAX} . Also note that the maximum output current does not exceed the average of $I_{PEAKMAX}$ and I_{VALMAX} . After the overload is removed, the part recovers as though in soft start.

8.3.10 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the internal switches when the device junction temperature exceeds 168°C (typical). Thermal shutdown does not trigger below 158°C (minimum). After thermal shutdown occurs, hysteresis prevents the part from switching until the junction temperature drops to approximately 153°C (typical). When the junction temperature falls below 153°C (typical), the LMR436x0 attempts another soft start.

While the LMR436x0 is shut down due to high junction temperature, power continues to be provided to VCC. To prevent overheating due to a short circuit applied to VCC, the LDO that provides power for VCC has reduced current limit while the part is disabled due to high junction temperature. The LDO only provides a few milliamperes during thermal shutdown.

8.3.11 Input Supply Current

The LMR436x0 is designed to have very low input supply current when regulating light loads. This is achieved by powering much of the internal circuitry from the output. The VOUT/FB pin in the fixed-output voltage variants is the input to the LDO that powers the majority of the control circuits. By connecting the VOUT/FB input pin to the output node of the regulator, a small amount of current is drawn from the output. This current is reduced at the input by the ratio of V_{OUT} / V_{IN} as described in [方程式 2](#).

$$I_{QVIN} = I_Q + I_{EN} + I_{BIAS} \times \frac{V_{OUT}}{\eta_{eff} \times V_{IN}} \quad (2)$$

where

- I_{QVIN} is the total standby (switching) current consumed by the operating (switching) buck converter when unloaded.
- I_Q is the current drawn from the V_{IN} terminal.
- I_{EN} is current drawn by the EN terminal. Include this current if EN is connected to VIN. Check I_{LKG-EN} in [Electrical Characteristics](#) for I_{EN} .
- I_{BIAS} is bias current drawn by the BIAS LDO.
- η_{eff} is the light-load efficiency of the buck converter with I_{QVIN} removed from the input current of the buck converter. $\eta_{eff} = 0.8$ is a conservative value that can be used under normal operating conditions.

8.4 Device Functional Modes

8.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control of the device. When the EN pin voltage is below 0.7 V (typical), both the converter and the internal LDO have no output voltage and the part is in shutdown mode. In shutdown mode, the quiescent current drops to typically 250 nA.

8.4.2 Standby Mode

The internal LDO has a lower EN threshold than the output of the converter. When the EN pin voltage is above 1 V (maximum) and below the precision enable threshold for the output voltage, the internal LDO regulates the VCC voltage at 3.3 V typical. The internal power MOSFETs of the SW node remain off unless the voltage on EN pin goes above its precision enable threshold. The LMR436x0 also employs UVLO protection.

8.4.3 Active Mode

The LMR436x0 is in active mode whenever the EN pin is above $V_{EN-VOUT}$, V_{IN} is high enough to satisfy V_{INMIN} , and no other fault conditions are present. The simplest way to enable the operation is to connect the EN pin to V_{IN} , which allows self start-up when the applied input voltage exceeds the minimum V_{INMIN} .

In active mode, depending on the load current, input voltage, and output voltage, the LMR436x0 is in one of five modes:

- Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the inductor current ripple
- Auto mode - Light Load Operation: PFM when switching frequency is decreased at very light load
- FPWM mode - Light Load Operation: Continuous conduction mode (CCM) when the load current is lower than half of the inductor current ripple
- Minimum on time: At high input voltage and low output voltages, the switching frequency is reduced to maintain regulation
- Dropout mode: When switching frequency is reduced to minimize voltage dropout

8.4.3.1 CCM Mode

The following operating description of the LMR436x0 refers to [节 8.2](#) and to the waveforms in [图 8-15](#). In CCM, the LMR436x0 supplies a regulated output voltage by turning on the internal high-side (HS) and low-side (LS) switches with varying duty cycle (D). During the HS switch on time, the SW pin voltage, V_{SW} , swings up to approximately V_{IN} , and the inductor current, i_L , increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off time, t_{OFF} , the LS switch is turned on. Inductor current discharges through the LS switch, which forces the V_{SW} to swing below ground by the voltage drop across the LS switch. The converter loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on time of the HS switch over the switching period:

$$D = T_{ON} / T_{SW} \quad (3)$$

In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:

$$D = V_{OUT} / V_{IN} \quad (4)$$




图 8-15. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

8.4.3.2 Auto Mode - Light-Load Operation

The LMR436x0 can have two behaviors while lightly loaded. One behavior, called auto mode operation, allows for seamless transition between normal current mode operation while heavily loaded and highly efficient light-load operation. The other behavior, called FPWM mode, maintains full frequency even when unloaded. Which mode the LMR436x0 operates in depends on which variant from this family is selected. Note that all parts operate in FPWM mode when synchronizing frequency to an external signal.


The light-load operation is employed in the LMR436x0 only in auto mode. The light load operation employs two techniques to improve efficiency:

- Diode emulation, which allows DCM operation. See 图 8-16.
- Frequency reduction. See 图 8-16.

Note that while these two features operate together to improve light load efficiency, they operate independently.

8.4.3.2.1 Diode Emulation

Diode emulation prevents reverse current through the inductor which requires a lower frequency needed to regulate given a fixed peak inductor current. Diode emulation also limits ripple current as frequency is reduced. With a fixed peak current, as output current is reduced to zero, frequency must be reduced to near zero to maintain regulation.




In auto mode, the low-side device is turned off after SW node current is near zero. As a result, after output current is less than half of what inductor ripple is in CCM, the part operates in DCM which is equivalent to the statement that diode emulation is active.

图 8-16. PFM Operation

The LMR436x0 has a minimum peak inductor current setting (see $I_{PEAKMIN}$ in *Electrical Characteristics*) while in auto mode. After current is reduced to a low value with fixed input voltage, on time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called PFM mode regulation.

8.4.3.2.2 Frequency Reduction

The LMR436x0 reduces frequency whenever output voltage is high. This function is enabled whenever the internal error amplifier compensation output, COMP, an internal signal, is low and there is an offset between the regulation set point of V_{OUT}/FB and the voltage applied to V_{OUT}/FB . The net effect is that there is larger output impedance while lightly loaded in auto mode than in normal operation. Output voltage must be approximately 1% high when the part is completely unloaded.




In auto mode, after output current drops below approximately 1/10th the rated current of the part, output resistance increases so that output voltage is 1% high while the buck is completely unloaded.

图 8-17. Steady State Output Voltage Versus Output Current in Auto Mode

In PFM operation, a small DC positive offset is required on the output voltage to activate the PFM detector. The lower the frequency in PFM, the more DC offset is needed on V_{OUT} . If the DC offset on V_{OUT} is not acceptable, a dummy load at V_{OUT} or FPWM mode can be used to reduce or eliminate this offset.

8.4.3.3 FPWM Mode - Light-Load Operation

In FPWM mode, frequency is maintained while lightly loaded. To maintain frequency, a limited reverse current is allowed to flow through the inductor. Reverse current is limited by reverse current limit circuitry, see [Electrical Characteristics](#) for reverse current limit values.




In FPWM mode, Continuous Conduction (CCM) is possible even if I_{OUT} is less than half of I_{ripple} .

图 8-18. FPWM Mode Operation

For all devices, in FPWM mode, frequency reduction is still available if output voltage is high enough to command minimum on time even while lightly loaded, allowing good behavior during faults which involve output being pulled up.

8.4.3.4 Minimum On-Time (High Input Voltage) Operation

The LMR436x0 continues to regulate output voltage even if the input-to-output voltage ratio requires an on time less than the minimum on time of the chip with a given clock setting. This is accomplished using valley current control. At all times, the compensation circuit dictates both a maximum peak inductor current and a maximum valley inductor current. If for any reason, valley current is exceeded, the clock cycle is extended until valley current falls below that determined by the compensation circuit. If the converter is not operating in current limit, the maximum valley current is set above the peak inductor current, preventing valley control from being used unless there is a failure to regulate using peak current only. If the input-to-output voltage ratio is too high, such that the inductor current peak value exceeds the peak command dictated by compensation, the high-side device cannot be turned off quickly enough to regulate output voltage. As a result, the compensation circuit reduces both peak and valley current. After a low enough current is selected by the compensation circuit, valley current matches that being commanded by the compensation circuit. Under these conditions, the low-side device is kept on and the next clock cycle is prevented from starting until inductor current drops below the desired valley current. Because on time is fixed at its minimum value, this type of operation resembles that of a device using a Constant On-Time (COT) control scheme; see [图 8-19](#).




In valley control mode, minimum inductor current is regulated, not peak inductor current.

图 8-19. Valley Current Mode Operation


8.4.3.5 Dropout

Dropout operation is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. At a given clock frequency, duty cycle is limited by minimum off time. After this limit is reached as shown in 图 8-21 if clock frequency was to be maintained, the output voltage falls. Instead of allowing the output voltage to drop, the LMR436x0 extends the high-side switch on time past the end of the clock cycle until the needed peak inductor current is achieved. The clock is allowed to start a new cycle after peak inductor current is achieved or after a pre-determined maximum on time, t_{ON-MAX} , of approximately 9 μs passes. As a result, after the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off time, frequency drops to maintain regulation. As shown in 图 8-20, if input voltage is low enough so that output voltage cannot be regulated even with an on time of t_{ON-MAX} , output voltage drops to slightly below the input voltage by V_{DROP} . For additional information on recovery from dropout, refer to 图 8-11.



Output voltage and frequency versus input voltage: If there is little difference between input voltage and output voltage setting, the IC reduces frequency to maintain regulation. If input voltage is too low to provide the desired output voltage at approximately 110 kHz, input voltage tracks output voltage.

图 8-20. Frequency and Output Voltage in Dropout



Switching waveforms while in dropout. Inductor current takes longer than a normal clock to reach the desired peak value. As a result, frequency drops. This frequency drop is limited by t_{ON_MAX} .

图 8-21. Dropout Waveforms

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information


The LMR436x0 step-down DC-to-DC converters are typically used to convert a higher DC voltage to a lower DC voltage. LMR43620 supports a maximum output current of 2 A while the LMR43610 supports a maximum output current of 1 A. The following design procedure can be used to select components for the LMR43620. The design procedure can also be used to select components for the LMR43610 by limiting the maximum output current to 1 A.

备注

All of the capacitance values given in the following application information refer to *effective* values unless otherwise stated. The *effective* value is defined as the actual capacitance under DC bias and temperature, not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X7R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under DC bias the capacitance drops considerably. Large case sizes and higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum *effective* capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank must be made to ensure that the minimum value of *effective* capacitance is provided.

9.2 Typical Application

图 9-1 shows a typical application circuit for the LMR436x0. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick-start guide, 表 9-1 and 表 9-3 provide typical component values for a range of the most common output voltages.



- A. The RT pin is factory-set for externally adjustable switching frequency RT variants only. Tying this pin to GND results in 2.2-MHz switching frequency. See 节 8.3.3 for details.
- B. The MODE/SYNC pin is factory-set for fixed frequency frequency MODE/SYNC variants only. Tying this pin to GND results in AUTO mode. See 节 8.3.2 for details.

图 9-1. Example Application Circuit

表 9-1. Typical External Component Values for Adjustable Output LMR43620

f_{sw} (kHz) (1)	V_{OUT} (V)	L (μ H) (2)	NOMINAL C_{OUT} (RATED CAPACITANCE)	MINIMUM C_{OUT} (RATED CAPACITANCE)	R_{FBT} (k Ω)	R_{FBB} (k Ω)	C_{IN}	C_{BOOT}	C_{VCC}	C_{FF}
400	3.3	10	3 × 22 μ F	1 × 47 μ F	33.2	14.3	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
1000	3.3	4.7	2 × 22 μ F	3 × 10 μ F	33.2	14.3	2.2 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
2200	3.3	2.2	2 × 22 μ F	1 × 22 μ F	33.2	14.3	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
400	5	10	3 × 22 μ F	1 × 47 μ F	49.9	12.4	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
1000	5	4.7	2 × 22 μ F	3 × 10 μ F	49.9	12.4	2.2 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
2200	5	2.2	2 × 22 μ F	1 × 22 μ F	49.9	12.4	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF

- (1) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see 节 8.3.3. For MODE/SYNC devices see 节 8.3.2.
- (2) Inductor values are calculated based on typical $V_{IN} = 13.5$ V.

表 9-2. Typical External Component Values for Adjustable Output LMR43610

f_{sw} (kHz) (1)	V_{OUT} (V)	L (μ H) (2)	NOMINAL C_{OUT} (RATED CAPACITANCE)	MINIMUM C_{OUT} (RATED CAPACITANCE)	R_{FBT} (k Ω)	R_{FBB} (k Ω)	C_{IN}	C_{BOOT}	C_{VCC}	C_{FF} (3)
400	3.3	22	2 × 22 μ F	4 × 10 μ F	33.2	14.3	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF

表 9-2. Typical External Component Values for Adjustable Output LMR43610 (continued)

f_{sw} (kHz) (1)	V_{OUT} (V)	L (μ H) (2)	NOMINAL C_{OUT} (RATED CAPACITANCE)	MINIMUM C_{OUT} (RATED CAPACITANCE)	R_{FBT} (k Ω)	R_{FBB} (k Ω)	C_{IN}	C_{BOOT}	C_{VCC}	C_{FF} (3)
1000	3.3	8.2	1 × 22 μ F	2 × 10 μ F	33.2	14.3	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
2200	3.3	2.2	1 × 22 μ F	2 × 10 μ F	33.2	14.3	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
400	5	22	2 × 22 μ F	4 × 10 μ F	49.9	12.4	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
1000	5	4.7	1 × 22 μ F	2 × 10 μ F	49.9	12.4	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF
2200	5	2.2	1 × 22 μ F	2 × 10 μ F	49.9	12.4	4.7 μ F + 1 × 100 nF	100 nF	1 μ F	22 pF

- (1) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see [节 8.3.3](#). For MODE/SYNC devices see [节 8.3.2](#).
- (2) Inductor values are calculated based on typical $V_{IN} = 13.5$ V.
- (3) C_{FF} to be placed in parallel with R_{FBT} .

表 9-3. Typical External Component Values for Fixed Output LMR43620

f_{sw} (kHz) (1)	V_{OUT} (V)	L (μ H) (2)	NOMINAL C_{OUT} (RATED CAPACITANCE)	MINIMUM C_{OUT} (RATED CAPACITANCE)	R_{FBT} (Ω)	R_{FBB} (Ω) ⁽³⁾	C_{IN}	C_{BOOT}	C_{VCC}
400	3.3	10	3 × 22 μ F	1 × 47 μ F	0	DNP	4.7 μ F + 1 × 100 nF	100 nF	1 μ F
1000	3.3	4.7	2 × 22 μ F	3 × 10 μ F	0	DNP	2.2 μ F + 1 × 100 nF	100 nF	1 μ F
2200	3.3	2.2	2 × 22 μ F	1 × 22 μ F	0	DNP	4.7 μ F + 1 × 100 nF	100 nF	1 μ F
400	5	10	3 × 22 μ F	1 × 47 μ F	0	DNP	4.7 μ F + 1 × 100 nF	100 nF	1 μ F
1000	5	4.7	2 × 22 μ F	3 × 10 μ F	0	DNP	2.2 μ F + 1 × 100 nF	100 nF	1 μ F
2200	5	2.2	2 × 22 μ F	1 × 22 μ F	0	DNP	4.7 μ F + 1 × 100 nF	100 nF	1 μ F

- (1) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see [节 8.3.3](#). For MODE/SYNC devices see [节 8.3.2](#).
- (2) Inductor values are calculated based on typical $V_{IN} = 13.5$ V.
- (3) DNP = Do Not Populate.

表 9-4. Typical External Component Values for Fixed Output LMR43610

f_{sw} (kHz) (1)	V_{OUT} (V)	L (μ H) (2)	NOMINAL C_{OUT} (RATED CAPACITANCE)	MINIMUM C_{OUT} (RATED CAPACITANCE)	R_{FBT} (Ω)	R_{FBB} (Ω) ⁽³⁾	C_{IN}	C_{BOOT}	C_{VCC}
400	3.3	22	2 × 22 μ F	4 × 10 μ F	0	DNP	4.7 μ F + 1 × 100 nF	100 nF	1 μ F
1000	3.3	4.7	1 × 22 μ F	2 × 10 μ F	0	DNP	2.2 μ F + 1 × 100 nF	100 nF	1 μ F
2200	3.3	2.2	1 × 22 μ F	2 × 10 μ F	0	DNP	4.7 μ F + 1 × 100 nF	100 nF	1 μ F
400	5	22	2 × 22 μ F	4 × 10 μ F	0	DNP	4.7 μ F + 1 × 100 nF	100 nF	1 μ F
1000	5	4.7	1 × 22 μ F	2 × 10 μ F	0	DNP	2.2 μ F + 1 × 100 nF	100 nF	1 μ F
2200	5	2.2	1 × 22 μ F	2 × 10 μ F	0	DNP	4.7 μ F + 1 × 100 nF	100 nF	1 μ F

- (1) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see [节 8.3.3](#). For MODE/SYNC devices see [节 8.3.2](#).
- (2) Inductor values are calculated based on typical $V_{IN} = 13.5$ V.
- (3) DNP = Do Not Populate.

9.2.1 Design Requirements

节 9.2.2 provides a detailed design procedure based on 表 9-5.

表 9-5. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	12 V (6 V to 36 V)
Output voltage	5 V
Maximum output current	0 A to 2 A
Switching frequency	1000 kHz

9.2.2 Detailed Design Procedure

The following design procedure applies to 图 9-1 and 表 9-3.

9.2.2.1 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, hence, a more compact design. For this example, 1000 kHz is used.

9.2.2.2 Setting the Output Voltage

The VOUT/FB pin of the device can be either connected directly to the output capacitor or the mid point of a feedback resistor divider. When connected directly to the output capacitor, the device operates as a fixed output option. The 3.3-V or 5-V fixed output options are factory trimmed and are unique to a specific device. See 节 5 for the selection of fixed output voltage versions.

9.2.2.2.1 FB for Adjustable Output

If other voltages are desired, the VOUT/FB pin can be connected to a feedback resistor divider network to set the output voltage. The divider network is comprised of R_{FBT} and R_{FBB} , and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, V_{REF} . The converter determines whether fixed output voltage or adjustable output voltage is required by sensing the resistance of the feedback path during start-up. To ensure that the converter regulates to the desired output voltage, the typical minimum value for the parallel combination of R_{FBT} and R_{FBB} is 5 k Ω while the typical maximum value is 10 k Ω as shown in 方程式 5. 方程式 6 can be used as a starting point to determine the value of R_{FBT} . Reference 表 9-6 for a list of acceptable resistor values for various output voltages.

$$5 \text{ k}\Omega < R_{FBT} \parallel R_{FBB} \leq 10 \text{ k}\Omega \quad (5)$$

$$R_{FBT} \leq 10 \text{ k}\Omega \times \frac{V_{OUT}}{1 \text{ V}} \quad (6)$$

表 9-6. Recommended Feedback Resistor Values for Various Output Voltages

V _{OUT} (V)	R _{FBT} ⁽¹⁾ (k Ω)	R _{FBB} (k Ω)
2.5	24.9	16.5
3.3	33.2	14.3
5	49.9	12.4
6	60.4	12.1
9	90.9	11.3

(1) R_{FBT} and R_{FBB} based on 1% standard resistor values.

For this 5-V example, the user can choose the *LMR43620MB5RPER* and connect the VOUT/FB pin directly to the output capacitor.

9.2.2.3 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the maximum device current. 方程式 7 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, choose K = 0.4 and find an inductance of L = 3.64 μH. Select the standard value of 3.3 μH. It is important to note that the inductor values presented in 表 9-1 and 表 9-3 were calculated using K= 0.3.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \times K \times I_{OUTmax}} \times \frac{V_{OUT}}{V_{IN}} \quad (7)$$

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I_{PEAKMAX} (see 节 7.5). This ensures that the inductor does not saturate, even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I_{VALMAX}, is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very *hard* saturation characteristics, but usually have lower core losses than powdered iron cores. Powdered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, they have more core losses at frequencies above about 1 MHz. In any case, the inductor saturation current must not be less than the maximum peak inductor current at full load.

The maximum inductance is limited by the minimum current ripple for the current mode control to perform correctly. As a rule-of-thumb, the minimum inductor ripple current must be no less than about 10% of the device maximum rated current under nominal conditions.

9.2.2.4 Output Capacitor Selection

The current mode control scheme of the LMR436x0 devices allows operation over a wide range of output capacitance. The output capacitor bank is usually limited by the load transient requirements and stability rather than the output voltage ripple. Refer to 表 9-1 for typical output capacitor value for 3.3-V and 5-V output voltages. Based on 表 9-1, for a 3.3-V 5-V output design, you can choose the recommended 2 × 22-μF ceramic output capacitor for this example. For other designs with other output voltages, WEBENCH can be used as a starting point for selecting the value of output capacitor.

In practice, the output capacitor has the most influence on the transient response and loop-phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic capacitor placed on the output can help reduce high-frequency noise. Small-case size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing spikes on the output caused by inductor and board parasitics.

Limit the maximum value of total output capacitance to about 10 times the design value, or 1000 μF, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

9.2.2.5 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum ceramic capacitance of 4.7 μF is required on the input of the LMR436x0. This must be rated for at least the maximum input voltage that the application requires, preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple and maintain the input voltage during load transients. In addition, a small case size 100-nF ceramic capacitor must be used at the input, as close as possible to the regulator. In the case of the LMR43620R5EVM-1M this capacitor is placed approximately 0.38-mm away from the regulator. This provides a

high frequency bypass for the control circuits internal to the device. For this example, a 4.7- μ F, 50-V, X7R (or better) ceramic capacitor is chosen. The 100 nF must also be rated at 50 V with an X7R dielectric.

It is often desirable to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads or traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitor or capacitors. The approximate RMS value of this current can be calculated from [方程式 8](#) and must be checked against the manufacturers' maximum ratings.

$$I_{\text{RMS}} \cong \frac{I_{\text{OUT}}}{2} \quad (8)$$

9.2.2.6 C_{BOOT}

The LMR436x0 requires a bootstrap capacitor connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 100 nF and at least 16 V is required.

9.2.2.7 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1- μ F, 16-V ceramic capacitor connected from VCC to GND for proper operation. In general, this output must not be loaded with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see [节 8.3.4](#)). A value in the range of 10 k Ω to 100 k Ω is a good choice in this case. The nominal output voltage on VCC is 3.3 V; see [Electrical Characteristics](#) for limits.

9.2.2.8 C_{FF} Selection

In some cases, a feedforward capacitor can be used across R_{FBT} to improve the load transient response or improve the loop-phase margin. [Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor Application Report](#) is helpful when experimenting with a feedforward capacitor.

Due to the nature of the feedback detect circuitry, the value of C_{FF} must be limited to ensure that the desired output voltage is established when configuring for adjustable output voltages. [方程式 9](#) must be followed to ensure C_{FF} remains below the maximum value.

$$C_{\text{FF}} < C_{\text{OUT}} \times \frac{\sqrt{V_{\text{OUT}}}}{1.2 \text{ M}\Omega} \quad (9)$$

9.2.2.8.1 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This can be accomplished by using the circuit shown in [图 9-2](#). The input voltage at which the device turns on is designated as V_{ON} while the turn-off voltage is V_{OFF} . First, a value for R_{ENB} is chosen in the range of 10 k Ω to 100 k Ω , then [方程式 10](#) and [方程式 11](#) are used to calculate R_{ENT} and V_{OFF} respectively.




图 9-2. Setup for External UVLO Application

$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN} - V_{OUT}} - 1 \right) \times R_{ENB} \quad (10)$$

$$V_{OFF} = V_{ON} \times \left(1 - \frac{V_{EN} - V_{HYS}}{V_{EN} - V_{OUT}} \right) \quad (11)$$

where

- V_{ON} is the V_{IN} turn-on voltage.
- V_{OFF} is the V_{IN} turn-off voltage.

9.2.2.9 Maximum Ambient Temperature

As with any power conversion device, the LMR436x0 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T_J) is a function of the ambient temperature, the power loss, and the effective thermal resistance, $R_{\theta JA}$, of the device, and PCB combination. The maximum junction temperature for the LMR436x0 must be limited to 150°C. This establishes a limit on the maximum device power dissipation and, therefore, the load current. [方程式 12](#) shows the relationships between the important parameters. It is easy to see that larger ambient temperatures (T_A) and larger values of $R_{\theta JA}$ reduce the maximum available output current. The converter efficiency can be estimated by using the curves provided in this data sheet. If the desired operating conditions cannot be found in one of the curves, interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of $R_{\theta JA}$ is more difficult to estimate. For more information reference [Semiconductor and IC Package Thermal Metrics Application Report](#).

$$I_{OUT} \Big|_{MAX} = \frac{(T_J - T_A)}{R_{\theta JA}} \times \frac{\eta}{(1 - \eta)} \times \frac{1}{V_{OUT}} \quad (12)$$

where

- η is the efficiency.

The effective $R_{\theta JA}$ is a critical parameter and depends on many factors such as the following:

- Power dissipation
- Air temperature/flow
- PCB area
- Copper heat-sink area
- Number of thermal vias under the package
- Adjacent component placement

The IC junction temperature can be estimated for a given operating condition using [方程式 13](#).

$$T_J \cong T_A + R_{\theta JA} \times IC \text{ Power Loss} \quad (13)$$

where

- T_J is the IC junction temperature (°C).
- T_A is the ambient temperature (°C).
- $R_{\theta JA}$ is the thermal resistance (°C/W).
- IC power loss is the power loss for the IC (W).

The IC Power loss mentioned above is the overall power loss minus the loss that comes from the inductor DC resistance. The overall power loss can be approximated by using WEBENCH for a specific operating condition and temperature.

Use the following resources as guides to optimal thermal PCB design and estimating $R_{\theta JA}$ for a given application environment:

- [Thermal Design by Insight not Hindsight Application Report](#)

- [A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages Application Report](#)
- [Semiconductor and IC Package Thermal Metrics Application Report](#)
- [Thermal Design Made Simple with LM43603 and LM43602 Application Report](#)
- [PowerPAD™ Thermally Enhanced Package Application Report](#)
- [PowerPAD™ Made Easy Application Report](#)
- [Using New Thermal Metrics Application Report](#)
- [PCB Thermal Calculator](#)

9.2.3 Application Curves

Unless otherwise specified the following conditions apply: $V_{IN} = 24\text{ V}$, $T_A = 25^\circ\text{C}$.




图 9-3. Efficiency




图 9-4. Dropout




图 9-5. Line and Load Regulation




图 9-6. Input Switching Current vs Input Voltage




图 9-7. Start-up





图 9-8. Load Transient


9.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply: $V_{IN} = 24\text{ V}$, $T_A = 25^\circ\text{C}$.




LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $f_{SW} = 1\text{ MHz (auto)}$ $I_{OUT} = 1\text{ A to }2\text{ A, }1\text{ A}/\mu\text{s}$

图 9-9. Load Transient




LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $f_{SW} = 1\text{ MHz (FPWM)}$ $I_{OUT} = 0\text{ A to }2\text{ A, }1\text{ A}/\mu\text{s}$

图 9-10. Load Transient



LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $V_{IN} = 24\text{ V}$ auto mode $I_{OUT} = 2\text{ A to Short Circuit}$

图 9-11. Short-Circuit Protection




LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $V_{IN} = 24\text{ V}$ auto mode $I_{OUT} = \text{Short Circuit}$

图 9-12. Short-Circuit Performance


9.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply: $V_{IN} = 24\text{ V}$, $T_A = 25^\circ\text{C}$.




LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $V_{IN} = 24\text{ V}$ auto mode $I_{OUT} = \text{Short Circuit to } 2\text{ A}$

图 9-13. Short-Circuit Recovery




LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $V_{IN} = 24\text{ V}$ $f_{SW} = 1\text{ MHz (auto)}$ $I_{OUT} = 2\text{ A}$

图 9-14. Output Voltage Ripple




LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $V_{IN} = 24\text{ V}$ $f_{SW} = 1\text{ MHz (auto)}$ $I_{OUT} = \text{Open}$

图 9-15. Output Voltage Ripple




LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $V_{IN} = 12\text{ V}$ $f_{SW} = 1\text{ MHz}$ $I_{OUT} = 2\text{ A}$

图 9-16. EVM Thermal Performance



LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $V_{IN} = 24\text{ V}$ $f_{SW} = 1\text{ MHz}$ $I_{OUT} = 2\text{ A}$

图 9-17. EVM Thermal Performance



LMR43620MB5 Fixed $V_{OUT} = 5\text{ V}$ $V_{IN} = 24\text{ V}$ $f_{SW} = 1\text{ MHz}$ $I_{OUT} = 2\text{ A}$

图 9-18. Typical CISPR 32 Conducted EMI 150 kHz - 30 MHz
Yellow: Peak Detect, Green = Average Detect

9.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply: $V_{IN} = 24\text{ V}$, $T_A = 25^\circ\text{C}$.






图 9-20. Typical Input EMI Filter



A. The RT pin is factory-set for externally adjustable switching frequency RT variants only. Tying this pin to VCC results in 1-MHz switching frequency. See [节 8.3.3](#) for details.

9.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply: $V_{IN} = 24\text{ V}$, $T_A = 25^\circ\text{C}$.

- B. The MODE/SYNC pin is factory-set for fixed frequency MODE/SYNC variants only. Tying this pin to GND results in auto mode. See [8.3.2](#) for details.

图 9-21. Example Application Circuit

表 9-7. BOM for Typical Application Curves

U1	f_{sw}	V_{OUT}	L	NOMINAL C_{OUT} (RATED CAPACITANCE)	RFBT	RFBB	CFF
LMR43620MB5RPER	1000 kHz	5 V Fixed	3.3 μH , 26 $\text{m}\Omega$	2 \times 22 μF	0 Ω	DNP	DNP

9.3 Best Design Practices

- Do not exceed the [Absolute Maximum Ratings](#).
- Do not exceed the [Recommended Operating Conditions](#).
- Do not exceed the [ESD Ratings](#).
- Do not allow the EN input to float.
- Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Follow all the guidelines and suggestions found in this data sheet before committing the design to production. TI application engineers are ready to help critique your design and PCB layout to help make your project a success.

9.4 Power Supply Recommendations

The characteristics of the input supply must be compatible with [节 7](#) found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with [方程式 14](#).

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (14)$$

where

- η is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kind of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of 20 μ F to 100 μ F is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This can lead to instability, as well as some of the effects mentioned above, unless it is designed carefully. The [AN-2162 Simple Success With Conducted EMI From DC/DC Converters User's Guide](#) provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). TI does not recommend the use of a device with this type of characteristic. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

9.5 Layout

9.5.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in [图 9-22](#). This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible

to reduce the parasitic inductance. 图 9-23 shows a recommended layout for the critical components of the LMR436x0.

- Place the input capacitors as close as possible to the VIN and GND terminals.
- Place bypass capacitor for VCC close to the VCC pin. This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
- Use wide traces for the C_{BOOT} capacitor. Place C_{BOOT} close to the device with short/wide traces to the BOOT and SW pins.
- Place the feedback divider as close as possible to the FB pin of the device. Place R_{FBB} , R_{FBT} , and C_{FF} , if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V_{OUT} can be somewhat longer. However, the latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and as a heat dissipation path.
- Provide wide paths for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat-sinking. As stated in 节 9.2.2.9, enough copper area must be used to ensure a low $R_{\theta JA}$, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
- Keep switch area small. Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- [Layout Guidelines for Switching Power Supplies Application Report](#)
- [Simple Switcher PCB Layout Guidelines Application Report](#)
- [Construction Your Power Supply- Layout Considerations Seminar](#)
- [Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report](#)




图 9-22. Current Loops with Fast Edges

9.5.1.1 Ground and Thermal Considerations

As previously mentioned, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces as well as a quiet reference potential for the control circuitry. Connect the GND pin to the ground planes using vias next to the bypass capacitors. The GND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise; use for sensitive routes.

TI recommends providing adequate device heat-sinking by having enough copper near the GND pin. See [Figure 9-23](#) for example layout. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding and lower thermal resistance.

9.5.2 Layout Example




图 9-23. Example Layout

10 Device and Documentation Support

10.1 Device Support

10.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

10.1.2 Device Nomenclature

The following figure shows the device naming nomenclature of the LMR436x0-Q1. See [节 5](#) for the availability of each variant. Contact TI sales representatives or on TI's [E2E forum](#) for detail and availability of other options; minimum order quantities apply.




图 10-1. Device Naming Nomenclature

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Thermal Design by Insight not Hindsight Application Report](#)
- Texas Instruments, [A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages Application Report](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics Application Report](#)
- Texas Instruments, [Thermal Design Made Simple with LM43603 and LM43602 Application Report](#)
- Texas Instruments, [PowerPAD™ Thermally Enhanced Package Application Report](#)
- Texas Instruments, [PowerPAD™ Made Easy Application Report](#)
- Texas Instruments, [Using New Thermal Metrics Application Report](#)
- Texas Instruments, [Layout Guidelines for Switching Power Supplies Application Report](#)
- Texas Instruments, [Simple Switcher PCB Layout Guidelines Application Report](#)
- Texas Instruments, [Construction Your Power Supply- Layout Considerations Seminar](#)
- Texas Instruments, [Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report](#)

10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

10.4 Trademarks

HotRod™, PowerPAD™, and TI E2E™ are trademarks of Texas Instruments.
is a trademark of TI.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMR43610MB3RPER	Active	Production	VQFN-HR (RPE) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	1MB3
LMR43610MB3RPER.A	Active	Production	VQFN-HR (RPE) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	1MB3
LMR43610R3RPER	Active	Production	VQFN-HR (RPE) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	1R3
LMR43610R3RPER.A	Active	Production	VQFN-HR (RPE) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	1R3
LMR43620MB5RPER	Active	Production	VQFN-HR (RPE) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	2MB5
LMR43620MB5RPER.A	Active	Production	VQFN-HR (RPE) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	2MB5
LMR43620R5RPER	Active	Production	VQFN-HR (RPE) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	2R5
LMR43620R5RPER.A	Active	Production	VQFN-HR (RPE) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	2R5

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMR43610, LMR43620 :

- Automotive : [LMR43610-Q1](#), [LMR43620-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

GENERIC PACKAGE VIEW


RPE 9

VQFN-HR - 1.0 mm max height

2 x 2, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4227057/A

EXAMPLE BOARD LAYOUT


RPE0009B

VQFN-HR - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X



SOLDER MASK DETAILS

4227033/B 09/2023

NOTES: (continued)


- For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RPE0009B

VQFN-HR - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 MM THICK STENCIL
 SCALE: 30X

PADS 1 & 8:
 90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 PAD 9:
 85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

DWG_NO:5/REV:5 MM_YYYY:5

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司