











LMK00804B


ZHCSCY6A -JUNE 2014-REVISED JULY 2014

# LMK00804B 低偏移 1 到 4 多路复用 差动/LVCMOS 到 LVCMOS/TTL 扇出缓冲器

## 1 特性

- 4 个具有 7Ω 输出阻抗的 LVCMOS/LVTTL 输出
  - 附加抖动: **125MHz** 时为 **0.04ps RMS** (典型 值)
  - 噪底: 125MHz 时为 -166dBc/Hz (典型值)
  - 输出频率: 350MHz (最大值)
  - 输出偏移: 35ps (最大值)
  - 部件间偏移: 700ps (最大值)
- 两个可选输入
  - CLK、nCLK 对接受 LVPECL、LVDS、HCSL、SSTL、LVHSTL 或 LVCMOS/LVTTL
  - LVCMOS\_CLK 接受 LVCMOS/LVTTL
- 同步时钟启用
- 内核/输出电源:
  - 3.3V/3.3V
  - 3.3V/2.5V
  - 3.3V/1.8V
  - 3.3V/1.5V
- 封装: 16 引线薄型小尺寸封装 (TSSOP)
- 工业温度范围: -40℃ 至 +85℃

# 4 简化电路原理图



(1)  $R_{PU}$  =  $51k\Omega$ (上拉电阻), $R_{PD}$  =  $51k\Omega$ (下拉电阻)。 请参见Figure 10

## 2 应用

- 无线和有线基础设施
- 网络和数据通信
- 服务器和计算
- 医疗成像
- 便携式测试和测量
- 高端 A/V

### 3 说明

LMK00804B 是一款低偏移、高性能时钟扇出缓冲器,可通过两个可选输入(可接受差分输入或单端输入)之一分配至多 4 个 LVCMOS/LVTTL 输

出(3.3V、2.5V、1.8V 或 1.5V 四种电平)。 时钟使能输入在内部同步,以便在时钟使能端子被置为有效或置为无效时消除输出上的欠幅脉冲或毛刺脉冲。 禁用时钟后,输出将保持逻辑低电平状态。 单独的输出使能端子可控制输出处于激活状态或高阻态。

LMK00804B 具有低附加抖动和相位噪底,且兼具可靠的输出和部件间偏移特性,因此非常适合对高性能和可重复性有严格要求的应用。


有关 CDCLVC1310 和 LMK00725 部件的介绍,另请 参见Device Comparison Table。

器件信息

部件号	封装	封装尺寸 (标称值)
LMK00804B	TSSOP (16)	5.00mm x 4.40mm

 如需了解所有可用封装,请见数据表末尾的可订购 产品附录。

### 附加抖动与 VDDO 电源和温度间的关系





# 目录

1	特性1	10	Detailed Description	12
2	····一 应用 1		10.1 Overview	
3	·		10.2 Functional Block Diagram	
4	简化电路原理图1		10.3 Feature Description	
5	修订历史记录		10.4 Device Functional Modes	13
6	Device Comparison Table	11	Applications and Implementation	14
7	Pin Configuration and Functions		11.1 Application Information	14
-	_		11.2 Output Clock Interface Circuit	14
8	Specifications		11.3 Input Detail	14
	8.1 Pin Characteristics		11.4 Input Clock Interface Circuits	15
	8.2 Absolute Maximum Ratings		11.5 Typical Applications	18
	8.3 Handling Ratings		11.6 Do's and Don'ts	21
	8.4 Recommended Operating Conditions	12	Power Supply Recommendations	<u>23</u>
	8.5 Thermal Information		12.1 Power Supply Considerations	<u>23</u>
	8.6 Power Supply Characteristics	13	Layout	<u>2</u> 4
	8.8 Differential Input DC Characteristics		13.1 Layout Guidelines	
	8.9 Electrical Characteristics (VDDO = 3.3 V ± 5%) 6		13.2 Layout Example	
	8.10 Electrical Characteristics (VDDO = 3.5 V ± 5%) 7	14	器件和文档支持	
	8.11 Electrical Characteristics (VDDO = 2.3 V ± 3/6) 7		14.1 器件支持	
	8.12 Electrical Characteristics (VDDO = 1.5 V ± 5%) 9		14.2 商标	
	8.13 Typical Characteristics		14.3 静电放电警告	26
9	Parameter Measurement Information		14.4 术语表	
J	raiametei weasurement illolliation	15	机械封装和可订购信息	26

# 5 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


# 



# 6 Device Comparison Table

PART NUMBER	DESCRIPTION			
CDCLVC1310	10 outputs LVCMOS fanout buffer with Diff, Single-Ended, or Crystal Input			
LMK00725	5 output LVPECL fanout buffer with Differential or Single-Ended Input			

# 7 Pin Configuration and Functions



## **Pin Functions**

TEDA	IINAL				
		TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	NUMBER				
GND	1, 9, 13	G	Power supply ground		
			Output enable input.		
OE 2		I, R <sub>PU</sub>	0 = Outputs in Hi-Z state 1 = Outputs in active state		
VDD	3	Р	Power supply terminal		
	4		Synchronous clock enable input.		
CLK_EN		4 I, R <sub>PU</sub>	0 = Outputs are forced to logic low state 1 = Outputs are enabled with LVCMOS/LVTT levels		
CLK	5	I, R <sub>PD</sub>	Non-inverting differential clock input 0.		
nCLK	6	I, R <sub>PD</sub> /R <sub>PU</sub>	Inverting differential clock input 0. Internally biased to VDD/2 when left floating		
			Clock select input.		
CLK_SEL	7	I, R <sub>PU</sub>	0 = Select LVCMOS_CLK 1 = Select CLK, nCLK		
LVCMOS_CLK	8	I, R <sub>PD</sub>	Single-ended clock input. Accepts LVCMOS/LVTTL levels.		
Q3, Q2, Q1, Q0	10, 12, 14, 16	0	Single-ended clock outputs with LVCMOS/LVTTL levels, 7Ω output impedance		
VDDO	11, 15	Р	Output supply terminals		

<sup>(1)</sup>  $\mathbf{G} = \text{Ground}, \ \mathbf{I} = \text{Input}, \ \mathbf{O} = \text{Output}, \ \mathbf{P} = \text{Power}, \ \mathbf{R}_{PU} = 51 \ \mathrm{k}\Omega \ \mathrm{pullup}, \ \mathbf{R}_{PD} = 51 \ \mathrm{k}\Omega \ \mathrm{pulldown}.$ 



# 8 Specifications

#### 8.1 Pin Characteristics

		MIN	TYP	MAX	UNIT
C <sub>IN</sub>	Input Capacitance		1		pF
R <sub>PU</sub>	Input Pullup Resistance		51		kΩ
R <sub>PD</sub>	Input Pulldown Resistance		51		kΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)		2		pF
R <sub>OUT</sub>	Output impedance		7		Ω

# 8.2 Absolute Maximum Ratings(1)(2)

Over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
VDD	Core Supply Voltage	-0.3	3.6	V
VDDO	Output Supply Voltage	-0.3	3.6	V
V <sub>IN</sub>	Input Voltage Range	-0.3	VDD +0.3	V
TJ	Junction Temperature		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.3 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
V	Flactrostatio discharge (1)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(2)</sup>		1000	V
V(ESD)	Electrostatic discharge <sup>(1)</sup>	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (3)		250	V

<sup>(1)</sup> Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

#### 8.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
	Output Supply Voltage	3.135	3.3	3.465	V
		2.375	2.5	2.625	
VDDO		1.65	1.8	1.95	
		1.425	1.5	1.575	
T <sub>A</sub>	Ambient Temperature	-40		85	°C
TJ	Junction Temperature			125	°C

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

<sup>(2)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(3)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 8.5 Thermal Information

Over operating free-air temperature range (unless otherwise noted)

THERMAL METRIC (1)	MIN	TYP	MAX	UNIT
R <sub>0JA</sub> Package Thermal Impedance, Junction to Air (0 LFPM)			116	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 8.6 Power Supply Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
IDD	Power Supply Current through VDD			21	mA
IDDO	Power Supply Current through VDDO			5	mA

## 8.7 LVCMOS / LVTTL DC Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	Input High Voltage	CLK_EN, CLK_SEL, OE		2		VDD + 0.3	V
VIН	input riigir voltage	LVCMOS_CLK		2		VDD + 0.3	V
V <sub>IL</sub>	Input Low Voltage	CLK_EN, CLK_SEL, OE		-0.3		0.8	V
		LVCMOS_CLK		-0.3		1.3	
I <sub>IH</sub>	Input High Current	CLK_EN, CLK_SEL, OE	VDD = 3.465 V, V <sub>IN</sub> = 3.465 V			5	μA
	Input High Current	LVCMOS_CLK	VDD = 3.465 V, V <sub>IN</sub> = 3.465 V			150	μΑ
L.	Input Low Current	CLK_EN, CLK_SEL, OE	VDD = 3.465 V, V <sub>IN</sub> = 0 V	-150			μA
I <sub>IL</sub>		LVCMOS_CLK	VDD = 3.465 V, V <sub>IN</sub> = 0 V	-5			μΑ
			VDDO = 3.3 V ± 5%	2.6			
	40		$VDDO = 2.5 V \pm 5\%$	1.8			
$V_{OH}$	Output High Voltage (1)		$VDDO = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.5			V
			VDDO = 1.5 V ± 5%	VDDO – 0.3			
			VDDO = 3.3 V ± 5%			0.5	
V	Output Low Voltage (1)		VDDO = 2.5 V ± 5%			0.5	V
$V_{OL}$	Output Low Voltage <sup>(1)</sup>		VDDO = 1.8 V ± 0.15 V			0.4	V
			VDDO = 1.5 V ± 5%			0.35	
$I_{OZL}$	Output Hi-Z Current Lov	v		-5			μA
$I_{OZH}$	Output Hi-Z Current Hig	h				5	μΛ

<sup>(1)</sup> Outputs terminated with 50  $\Omega$  to VDDO/2.



# 8.8 Differential Input DC Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PAF	RAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
$V_{\text{ID}}$	Differential Input Voltage $(V_{IH}-V_{IL})^{(1)}$	Swing,		0.15	1.3	V
V <sub>ICM</sub>	Input Common Mode Voltage <sup>(1)(2)</sup> 0.5 VDD – 0.85				V	
	Input High Current <sup>(3)</sup>	nCLK	VDD = 3.465 V, V <sub>IN</sub> = 3.465 V		150	
I <sub>IH</sub>		CLK	VDD = 3.465 V, V <sub>IN</sub> = 3.465 V		150	μΑ
	Input Low Current <sup>(3)</sup>	nCLK	VDD = 3.465 V , V <sub>IN</sub> = 0 V	-150		
I <sub>IL</sub>		CLK	VDD = 3.465 V, V <sub>IN</sub> = 0 V	-5		μA

- V<sub>IL</sub> should not be less than -0.3 V.
- Input common mode voltage is defined as  $V_{IH}$ . For  $I_{IH}$  and  $I_{IL}$  measurements on CLK or nCLK, one must comply with  $V_{ID}$  and  $V_{ICM}$  specifications by using the appropriate bias on nCLK (3)

## 8.9 Electrical Characteristics (VDDO = $3.3 \text{ V} \pm 5\%$ )

Over recommended operating free-air temperature range (unless otherwise noted), VDD = VDDO = 3.3V ± 5%, All AC parameters measured at ≤ 350 MHz unless otherwise noted.

	PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Maximum Output Freque	Maximum Output Frequency (1)(2)				350	MHz
	Propagation Delay,	LVCMOS_CLK(4),	0°C to 70°C	1.1		2.1	ns
t <sub>PDLH</sub>	Low to High <sup>(3)</sup>	CLK/nCLK <sup>(5)</sup>	-40°C to 85°C	0.95		2.2	ns
t <sub>SK(O)</sub>	Output Skew <sup>(2)(6)(7)</sup>		Measured on rising edge			35	ps
t <sub>SK(PP)</sub>	Part-to-Part Skew <sup>(3)(7)(8)</sup>					700	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time <sup>(3)</sup>		20% to 80%	50		700	ps
$J_{ADD}$	Additive Jitter <sup>(9)</sup>		f=125 MHz, Input slew rate ≥ 3 V/ns, 12 kHz to 20 MHz integration band		0.04		ps RMS

- There is no minimum input / output frequency provided the input slew rate is sufficiently fast. Refer to Input Slew Rate Considerations.
- These AC parameters are specified by characterization. Not tested in production.
- These AC parameters are specified by design. Not tested in production
- Measured from the VDD/2 of the input to the VDDO/2 of the output.
- Measured from the differential input crossing point to VDDO/2 of the output.
- Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at VDDO/2 of the output.
- Parameter is defined in accordance with JEDEC Standard 65.
- Calculation for part-to-part skew is the difference between the fastest and slowest tpD across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device.
- Buffer Additive Jitter: J<sub>ADD</sub> = SQRT(J<sub>SYSTEM</sub> <sup>2</sup> J<sub>SOURCE</sub><sup>2</sup>), where J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer) and J<sub>SOURCE</sub> is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to System-Level Phase Noise and Additive Jitter Measurement for input source and measurement details.



# Electrical Characteristics (VDDO = 3.3 V ± 5%) (continued)

Over recommended operating free-air temperature range (unless otherwise noted),  $VDD = VDDO = 3.3V \pm 5\%$ , All AC parameters measured at  $\leq 350$  MHz unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		f = 125 MHz, Input slew rate ≥ 3 V/ns					
		10 kHz offset		-155	-155		
$PN_{FLOOR}$	Phase Noise Floor <sup>(10)</sup>	100 kHz offset -162			dBc/Hz		
	1 MHz offset	-166					
		10 MHz offset	-166				
		20 MHz offset		-166			
		REF = CLK/nCLK	45%		55%		
ODC	Output Duty Cycle (3)(11) REF = LVCMOS_CLK, f $\leq$ 300 MHz 45%		45%		55%		
t <sub>EN</sub>	Output Enable Time			5		ns	
t <sub>DIS</sub>	Output Disable Time			5		ns	

<sup>(10)</sup> Buffer Phase Noise Floor: PN<sub>FLOOR</sub> (dBc/Hz) = 10 x log10[10^(PN<sub>SYSTEM</sub>/10) - 10^(PN<sub>SOURCE</sub>/10)], where PN<sub>SYSTEM</sub> is the phase noise floor of the system output (source+buffer) and PN<sub>SOURCE</sub> is the phase noise floor of the input source. Buffer Phase Noise Floor should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to System-Level Phase Noise and Additive Jitter Measurement for input source and measurement details.

(11) 50% Input duty cycle

# 8.10 Electrical Characteristics (VDDO = $2.5 \text{ V} \pm 5\%$ )

Over recommended operating free-air temperature range (unless otherwise noted), VDD =  $3.3V \pm 5\%$ , VDDO =  $2.5V \pm 5\%$ , All AC parameters measured at  $\leq 350$  MHz unless otherwise noted.

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Maximum Output Frequ	ency <sup>(1)</sup> (2)				350	MHz
t <sub>PDLH</sub>	Propagation Delay,	LVCMOS_CLK(4),	0°C to 70°C	1.1		2.1	ns
	Low to High (3)	CLK/nCLK <sup>(5)</sup>	-40°C to 85°C	0.95		2.2	
t <sub>SK(O)</sub>	Output Skew <sup>(2)(6)(7)</sup>		Measured on rising edge			35	ps
t <sub>SK(PP)</sub>	Part-to-Part Skew (3)(7)(8)					700	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time (3)		20% to 80%	50		700	ps
J <sub>ADD</sub>	Additive Jitter <sup>(9)</sup>		f=125 MHz, Input slew rate ≥ 3 V/ns, 12 kHz to 20 MHz integration band		0.04		ps RMS
ODC	Output Duty Cycle (3)(10)		REF = CLK/nCLK	45%		55%	
			REF = LVCMOS_CLK, f ≤ 300 MHz	45%		55%	
t <sub>EN</sub>	Output Enable Time				5		ns
t <sub>DIS</sub>	Output Disable Time				5		ns

- (1) There is no minimum input / output frequency provided the input slew rate is sufficiently fast. Refer to Input Slew Rate Considerations.
- (2) These AC parameters are specified by characterization. Not tested in production.
- (3) These AC parameters are specified by design. Not tested in production.
- (4) Measured from the VDD/2 of the input to the VDDO/2 of the output.
- (5) Measured from the differential input crossing point to VDDO/2 of the output.
- (6) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at VDDO/2 of the output.
- (7) Parameter is defined in accordance with JEDEC Standard 65.
- (8) Calculation for part-to-part skew is the difference between the fastest and slowest t<sub>PD</sub> across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device.
- (9) Buffer Additive Jitter: J<sub>ADD</sub> = SQRT(J<sub>SYSTEM</sub><sup>2</sup> J<sub>SOURCE</sub><sup>2</sup>), where J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer) and J<sub>SOURCE</sub> is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to System-Level Phase Noise and Additive Jitter Measurement for input source and measurement details.
- (10) 50% Input Duty Cycle



# 8.11 Electrical Characteristics (VDDO = $1.8 \text{ V} \pm 0.15 \text{ V}$ )

Over recommended operating free-air temperature range (unless otherwise noted), VDD =  $3.3 \text{ V} \pm 5\%$ , VDDO =  $1.8 \text{ V} \pm 0.15 \text{ V}$ . All AC parameters measured at  $\leq 350 \text{ MHz}$  unless otherwise noted.

	PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Maximum Output Frequ	iency <sup>(1)(2)</sup>				350	MHz
	Propagation Delay, LVCMOS_CLK <sup>(4)</sup> ,		0°C to 70°C	1.1		2.2	ns
t <sub>PDLH</sub>	Low to High <sup>(3)</sup>	CLK/nCLK (5)	-40°C to 85°C	0.95		2.3	ns
t <sub>SK(O)</sub>	Output Skew <sup>(2)(6)(7)</sup>		Measured on rising edge			35	ps
t <sub>SK(PP)</sub>	Part-to-Part Skew (3)(7)(8)					700	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time (3)		20% to 80%	100		700	ps
J <sub>ADD</sub>	Additive Jitter <sup>(9)</sup>		f=125 MHz, Input slew rate ≥ 3 V/ns, 12 kHz to 20 MHz integration band		0.04		ps RMS
			REF = CLK/nCLK	45%		55%	
ODC	Output Duty Cycle <sup>(3)(10</sup>	)	REF = LVCMOS_CLK, f ≤ 300 MHz	45%		55%	
t <sub>EN</sub>	Output Enable Time				5		ns
t <sub>DIS</sub>	Output Disable Time				5		ns

- (1) There is no minimum input / output frequency provided the input slew rate is sufficiently fast. Refer to Input Slew Rate Considerations.
- (2) These AC parameters are specified by characterization. Not tested in production.
- (3) These AC parameters are specified by design. Not tested in production.
- (4) Measured from the VDD/2 of the input to the VDDO/2 of the output.
- (5) Measured from the differential input crossing point to VDDO/2 of the output.
- (6) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at VDDO/2 of the output.
- 7) Parameter is defined in accordance with JEDEC Standard 65.
- (8) Calculation for part-to-part skew is the difference between the fastest and slowest t<sub>PD</sub> across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device.
- (9) Buffer Additive Jitter: J<sub>ADD</sub> = SQRT(J<sub>SYSTEM</sub><sup>2</sup> J<sub>SOURCE</sub><sup>2</sup>), where J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer) and J<sub>SOURCE</sub> is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to *System-Level Phase Noise and Additive Jitter Measurement* for input source and measurement details.
- (10) 50% Input Duty Cycle



### 8.12 Electrical Characteristics (VDDO = $1.5 \text{ V} \pm 5\%$ )

Over recommended operating free-air temperature range (unless otherwise noted),  $VDD = 3.3V \pm 5\%$ ,  $VDDO = 1.5V \pm 5\%$ , All AC parameters measured at  $\leq 350$  MHz unless otherwise noted.


	PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f <sub>OUT</sub>	Maximum Output Frequ	ency <sup>(1)(2)</sup>				350	MHz	
	Propagation Delay, LVCMOS CLK <sup>(4)</sup> .		Propagation Delay, LVCMOS_CLK <sup>(4)</sup> , 0°C to 70°C		1.1		2.2	ns
t <sub>PDLH</sub>	Low to High (3)	CLK/nCLK(5)	-40°C to 85°C	0.95		2.3	ns	
t <sub>SK(O)</sub>	Output Skew <sup>(2)(6)(7)</sup>		Measured on rising edge			35	ps	
t <sub>SK(PP)</sub>	Part-to-Part Skew <sup>(2)(7)(8)</sup>					1	ns	
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time (3)		20% to 80%	100		900	ps	
J <sub>ADD</sub>	Additive Jitter <sup>(9)</sup>		f=125 MHz, Input slew rate ≥ 3 V/ns, 12 kHz to 20 MHz integration band		0.04		ps RMS	
ODC	Outrot Duty Outle (3)(10)	1	f ≤ 166 MHz	45%		55%		
ODC	Output Duty Cycle <sup>(3)(10)</sup>		f > 166 MHz	42%		58%		
t <sub>EN</sub>	Output Enable Time				5		ns	
t <sub>DIS</sub>	Output Disable Time				5		ns	

- (1) There is no minimum input / output frequency provided the input slew rate is sufficiently fast. Refer to Input Slew Rate Considerations.
- (2) These AC parameters are specified by characterization. Not tested in production.
- (3) These AC parameters are specified by design. Not tested in production.
- (4) Measured from the VDD/2 of the input to the VDDO/2 of the output.
- (5) Measured from the differential input crossing point to VDDO/2 of the output.
- (6) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at VDDO/2 of the output.
- (7) Parameter is defined in accordance with JEDEC Standard 65.
- (a) Calculation for part-to-part skew is the difference between the fastest and slowest t<sub>PD</sub> across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device.
- (9) Buffer Additive Jitter: J<sub>ADD</sub> = SQRT(J<sub>SYSTEM</sub><sup>2</sup> J<sub>SOURCE</sub><sup>2</sup>), where J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer) and J<sub>SOURCE</sub> is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN<sub>FLOOR</sub>). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to *System-Level Phase Noise and Additive Jitter Measurement* for input source and measurement details.
- (10) 50% Input Duty Cycle



# 8.13 Typical Characteristics

Unless otherwise noted: VDD = 3.3 V, VDDO = 3.3 V,  $T_A = 25 ^{\circ}\text{C}$ 





# 9 Parameter Measurement Information




Figure 5. Differential Input Level




Figure 6. Output Voltage, and Rise and Fall Times




Figure 7. Output Skew and Propagation Delay




# 10 Detailed Description

#### 10.1 Overview

The LMK00804B is a low skew, high performance clock fanout buffer which can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or high-impedance state. The low additive jitter and phase noise floor, and guaranteed output and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.

## 10.2 Functional Block Diagram





### 10.3 Feature Description

## 10.3.1 Clock Enable Timing

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 8. In the enabled mode, the output states are a function of the CLK/nCLK or LVCMOS\_CLK inputs as described in *Clock Input Function*.




Figure 8. Clock Enable Timing Diagram

#### 10.4 Device Functional Modes

The device can provide fan-out and level translation from differential or single-ended input to LVCMOS/LVTTL output, where the output VOH and VOL levels are determined by the VDDO output supply voltage and output load condition. Refer to the *Clock Input Function*.

## 10.4.1 Clock Input Function

Table 1.

INP	UTS	OUTPUTS	INPUT to OUTPUT	POLARITY
CLK (or LVCMOS_CLK)	nCLK	Qx	MODE	POLARITY
0	1	LOW	LOW Differential (or Single- Ended) to Single-Ended	
1	0	HIGH	Differential (or Single- Ended) to Single-Ended	Non-inverting
0	Floating or Biased	ed LOW Single-Ended to Single- Ended		Non-inverting
1	Floating or Biased	HIGH	Single-Ended to Single- Ended	Non-inverting
Biased	0	0 HIGH Single-Ended to Single-Ended		Inverting
Biased	1	LOW Single-Ended to Single- Ended		Inverting



# 11 Applications and Implementation

# 11.1 Application Information

Refer to the following sections for output clock and input clock interface circuits.

# 11.2 Output Clock Interface Circuit




Figure 9. LVCMOS Output Configuration

# 11.3 Input Detail




Figure 10. Clock Input Components



## 11.4 Input Clock Interface Circuits





Figure 11. LVCMOS CLK Input Configuration



(1) The Thevenin/split termination values (R = 100  $\Omega$ ) at the CLK input may be adjusted to provide a small differential offset voltage (50 mV, for example) between the CLK and nCLK inputs to prevent input chatter if the LVCMOS driver is tri-stated. For example, using 105  $\Omega$  1% to 3.3 V rail and 97.6  $\Omega$  1% to GND will provide a -60 mV offset voltage ( $V_{nCLK}$ - $V_{CLK}$ ) and ensure a logic low state if the LVCMOS driver is tri-stated.

Figure 12. Single-Ended/LVCMOS Input DC Configuration




Figure 13. LVPECL Input Configuration

# **Input Clock Interface Circuits (continued)**




Figure 14. Alternative LVPECL Input Configuration




Figure 15. HCSL Input Configuration




Figure 16. LVDS Input Configuration



# **Input Clock Interface Circuits (continued)**




Figure 17. SSTL Input Configuration

(1)



### 11.5 Typical Applications

#### 11.5.1 Design Requirements

For high-performance devices, limitations of the equipment influence phase-noise measurements. The noise floor of the equipment is often higher than the noise floor of the device. The real noise floor of the device is probably lower. It is important to understand that system-level phase noise measured at the DUT output is influenced by the input source and the measurement equipment.

For Figure 18 and Figure 19 system-level phase noise plots, a Rohde & Schwarz SMA100A low-noise signal generator was cascaded with an Agilent 70429A K95 single-ended to differential converter block with ultra-low phase noise and fast edge slew rate (>3 V/ns) to provide a very low-noise clock input source to the LMK00804B. An Agilent E5052 source signal analyzer with ultra-low measurement noise floor was used to measure the phase noise of the input source (SMA100A + 70429A K95) and system output (input source + LMK00804B). The input source phase noise is shown by the light yellow trace, and the system output phase noise is shown by the dark yellow trace.

### 11.5.2 Detailed Design Procedure

The additive phase noise or noise floor of the buffer (PN<sub>FLOOR</sub>) can be computed as follows:

 $PN_{FLOOR}$  (dBc/Hz) = 10 x log10[10^( $PN_{SYSTEM}$ /10) - 10^( $PN_{SOURCE}$ /10)]

#### where

- PN<sub>SYSTEM</sub> is the phase noise of the system output (source+buffer)
- PN<sub>SOURCE</sub> is the phase noise of the input source

The additive jitter of the buffer (J<sub>ADD</sub>) can be computed as follows:

$$J_{ADD} = SQRT(J_{SYSTEM}^2 - J_{SOURCE}^2)$$

#### where:

- J<sub>SYSTEM</sub> is the RMS jitter of the system output (source+buffer), integrated from 10 kHz to 20 MHz
- J<sub>SOURCE</sub> is the RMS jitter of the input source, integrated from 10 kHz to 20 MHz (2)



# **Typical Applications (continued)**

#### 11.5.3 Application Curves

#### 11.5.3.1 System-Level Phase Noise and Additive Jitter Measurement




Figure 18.

125 MHz Input Phase Noise (57 fs rms, Light Blue),
and Output Phase Noise (71 fs rms, Dark Blue),
Additive Jitter = 42 fs rms



## **Typical Applications (continued)**




Figure 19.
156.25 MHz Input Phase Noise (57 fs rms, Light Blue),
and Output Phase Noise (72 fs rms, Dark Blue),
Additive Jitter = 44 fs rms



#### 11.6 Do's and Don'ts

#### 11.6.1 Power Considerations

The following power consideration refers to the device-consumed power consumption only. The device power consumption is the sum of static power and dynamic power. The dynamic power usage consists of two components:

- · Power used by the device as it switches states
- · Power required to charge any output load

The output load can be capacitive-only or capacitive and resistive. Use the following formula to calculate the power consumption of the device:

$$P_{Dev} = P_{stat} + P_{dyn} + P_{Cload}$$

$$P_{stat} = (I_{DD} \times V_{DD}) + (I_{DDO} \times V_{DDO})$$

$$P_{dyn} + P_{Cload} = (I_{DDO,dyn} + I_{DDO,Cload}) \times V_{DDO}$$

$$(4)$$

where:

• 
$$I_{DDO,dyn} = C_{PD} \times V_{DDO} \times f \times n \text{ [mA]}$$
  
•  $I_{DDO,Cload} = C_{load} \times V_{DDO} \times f \times n \text{ [mA]}$  (5)

Example for power consumption of the LMK00804B: 4 outputs are switching, f = 100 MHz,

VDD = VDDO = 3.465 V and assuming  $C_{load} = 5 pF$  per output:

$$P_{Dev} = 90 \text{ mW} + 34 \text{ mW} = 124 \text{ mW}$$
 (6)  

$$P_{stat} = (21 \text{ mA} \times 3.465 \text{ V}) + (5 \text{ mA} \times 3.465 \text{ V}) = 90 \text{ mW}$$
 (7)  

$$P_{dyn} + P_{Cload} = (2.8 \text{ mA} + 6.9 \text{ mA}) \times 3.465 \text{ V} = 34 \text{ mW}$$
 (8)  

$$I_{DD,dyn} = 2 \text{ pF} \times 3.465 \text{ V} \times 100 \text{ MHz} \times 4 = 2.8 \text{ mA}$$
 (9)  

$$I_{DD,Cload} = 5 \text{ pF} \times 3.465 \text{ V} \times 100 \text{ MHz} \times 4 = 6.9 \text{ mA}$$
 (10)

#### NOTE

For dimensioning the power supply, consider the total power consumption. The total power consumption is the sum of device power consumption and the power consumption of the load.



#### Do's and Don'ts (continued)

#### 11.6.2 Recommendations for Unused Input and Output Pins

• CLK\_SEL, CLK\_EN, and OE: These inputs all have internal pull-up (R<sub>PU</sub>) according to Table 2 and can be left floating if unused. Table 2 shows the default floating state of these inputs:

## **Table 2. Input Floating Default States**

INPUT	FLOATING STATE SELECTION			
CLK_SEL	CLK/nCLK selected			
CLK_EN	Synchronous outputs enable			
OE	Outputs enabled			

- CLK/nCLK Inputs: See Figure 10 for the internal connections. When using single ended input, take note of the internal pull-up and pull-down to make sure the unused input is properly biased. To interface a single-ended input to the CLK/nCLK input, the configuration shown in Figure 12 is recommended.
- LVCMOS\_CLK Input: See Figure 10 for the internal connection. The internal pull-down (R<sub>PD</sub>) resistor ensures a low state when this input is left floating.
- Outputs: Any unused output can be left floating with no trace connected.

#### 11.6.3 Input Slew Rate Considerations

LMK00804B employs high-speed and low-latency circuit topology, allowing the device to achieve ultra-low additive jitter/phase noise and high-frequency operation. To take advantage of these benefits in the system application, it is optimal for the input signal to have a high slew rate of 3 V/ns or greater. Driving the input with a slower slew rate can degrade the additive jitter and noise floor performance. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the "Additive Jitter vs. Input Slew Rate" plots in *Typical Characteristics*. Also, using an input signal with very slow input slew rate, such as less than 0.05 V/ns, has the tendency to cause output switching noise to feed-back to the input stage and cause the output to chatter. This is especially true when driving either input in single-ended fashion with a very slow slew rate, such as a sine-wave input signal.



# 12 Power Supply Recommendations

#### 12.1 Power Supply Considerations

While there is no strict power supply sequencing requirement, it is generally best practice to sequence the core supply voltage (VDD) before the output supply voltage (VDDO).

#### 12.1.1 Power-Supply Filtering

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Use of filter capacitors eliminates the low-frequency noise from power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system against induced fluctuations. The bypass capacitors also provide instantaneous current surges as required by the device, and should have low ESR. To use the bypass capacitors properly, place them very close to the power supply terminals and lay out traces with short loops to minimize inductance. TI recommends to adding as many high-frequency (for example, 0.1 µF) bypass capacitors as there are supply terminals in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply to isolate the high-frequency switching noises generated by the clock driver, preventing them from leaking into the board supply. Choosing an appropriate ferrite bead with very low DC resistance is important, because it is imperative to provide adequate isolation between the board supply and the chip supply. It is also imperative to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.




Figure 20. Power-Supply Decoupling

### **Power Supply Considerations (continued)**

#### 12.1.2 Thermal Management

For reliability and performance reasons, limit the die temperature to a maximum of 125°C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power consumption times  $\theta_{JA}$  should not exceed 125°C.

Assuming the conditions in the *Power Considerations* section and operating at an ambient temperature of 70°C with all outputs loaded, here is an estimate of the LMK00804B junction temperature:

$$T_{J} = T_{A} + P_{Total} \times \theta_{JA} = 70 \text{ °C} + (124 \text{ mW} \times 116 \text{ °C/W}) = 70 \text{ °C} + 14.4 \text{ °C} = 84.4 \text{ °C}$$
 (11)

Here are some recommendations for improving heat flow away from the die:

- Use multi-layer boards
- · Specify a higher copper thickness for the board
- Increase the number of vias from the top level ground plane under and around the device to internal layers and to the bottom layer with as much copper area flow on each level as possible
- Apply air flow
- Leave unused outputs floating

## 13 Layout

#### 13.1 Layout Guidelines

#### 13.1.1 Ground Planes

Solid ground planes are recommended as they provide a low-impedance return paths between the device and its bypass capacitors and its clock source and destination devices.

Avoid return paths of other system circuitry (for example, high-speed/digital logic, switching power supplies, and so forth) from passing through the local ground of the device to minimize noise coupling, which could induce added jitter and spurious noise.

#### 13.1.2 Power Supply Pins

Follow the power supply schematic and layout example described in *Power-Supply Filtering*.

#### 13.1.3 Differential Input Termination

- Place input termination or biasing resistors as close as possible to the CLK/nCLK pins.
- Avoid or minimize vias in the 50 Ω input traces to minimize impedance discontinuities. Intra-pair skew should be also be minimized on the differential input traces.
- If not used, CLK/nCLK inputs may be left floating.

#### 13.1.4 LVCMOS Input Termination

- When the LVCMOS\_CLK input is driven from a LVCMOS driver that is series terminated to match the
  characteristic impedance of the trace, then input termination is not necessary; otherwise, place the input
  termination resistor as close as possible to the LVCMOS\_CLK input.
- Avoid or minimize vias in the 50 Ω input trace to minimize impedance discontinuities.
- If not used, LVCMOS\_CLK input may be left floating.


#### 13.1.5 Output Termination

- Place 43  $\Omega$  series termination resistors as close as possible to the Qx outputs at the launch of the 50  $\Omega$  traces.
- Avoid or minimize vias in the 50 Ω input traces to minimize impedance discontinuities.
- If not used, any Qx output should be left floating and not routed.



# 13.2 Layout Example

Please refer to the LMK00804BEVM for a layout example. A sample PCB layer is shown below.



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: SV600950	REV: A	SUN REU: N	Not In VersionControl
LAYER NAME = Top Overlay				
PLOT NAME = Top Layer	GENERATED : 8/29/2	2013 12:57:54	- PM	TEXAS INSTRUMENTS

Figure 21. Sample PCB Layout, Layer 1 (Top View)



# 14 器件和文档支持

### 14.1 器件支持

有关器件和文档支持,请直接访问 TI E2E 支持论坛查询时钟产品。

# 14.2 商标

All trademarks are the property of their respective owners.

# 14.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 14.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 15 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(6)
LMK00804BPW	Active	Production	TSSOP (PW)   16	92   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	K00804B
LMK00804BPW.A	Active	Production	TSSOP (PW)   16	92   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	K00804B
LMK00804BPWR	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	K00804B
LMK00804BPWR.A	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	K00804B

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LMK00804B:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

• Automotive : LMK00804B-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00804BPWR	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

www.ti.com 23-May-2025



### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	LMK00804BPWR	TSSOP	PW	16	2500	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMK00804BPW	PW	TSSOP	16	92	495	8	2514.6	4.06
LMK00804BPW.A	PW	TSSOP	16	92	495	8	2514.6	4.06



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司