



# LMH2832 全差分双路 1.1GHz 数字可变增益放大器

## 1 特性

- 由 SPI™ 单独控制的双通道数字可变增益放大器 (DVGA)
- 5V 单电源
- –3dB 带宽: 1.1GHz (最大增益)
- 平滑带宽响应: 300MHz
- 通道间增益匹配:  $\pm 0.05\text{dB}$
- 通道间相位匹配:  $\pm 0.1^\circ$
- 增益:
  - –9dB 至 30dB
  - 1dB 步长  $\pm 0.2\text{dB}$
- 输出三阶截断点 (OIP3):
  - 300MHz 时为 43dBm
  - 200MHz 时为 51dBm
- 噪声系数 (NF):
  - 300MHz、 $Z_{\text{IN}} = 150\Omega$  时为 6.5dB (最大增益)
- 可调功耗:
  - 每通道 90mA 至 108mA
- 节能、掉电特性:
  - 每通道  $I_Q < 4.5\text{mA}$
  - 掉电引脚和 SPI 可编程性
- 300MHz 时的输入回波损耗:
  - 17dB ( $R_S = 150\Omega$ )

## 2 应用

- DOCSIS 3.1 CMTS 上行直接采样接收器
- CATV 调制解调器信号调节
- 可编程增益 IF 放大器
- 通用 RF、IF 增益级
- ADC 驱动器

## 3 说明


LMH2832 是一款高线性度双通道数字可变增益放大器 (DVGA)，适用于高速信号链和数据采集系统。LMH2832 已经过优化，可实现高带宽、低失真和低噪声等特性，因此非常适合作为双路 14 位模数转换器 (ADC) 的驱动器。此器件包含一个固定增益模块和一个可变衰减器，总增益为 30dB，最大衰减为 39dB。增益范围为 –9dB 到 30dB，增益步长为 1dB，增益精度为  $\pm 0.2\text{dB}$ 。输入阻抗可分别使用 1:3 $\Omega$  或 1:2 $\Omega$  比率平衡-非平衡转换器来轻松匹配 50 $\Omega$  或 75 $\Omega$  系统。LMH2832 设计用于驱动通用 ADC，而且满足电缆数据服务接口规范 (DOCSIS) 3.0 32 正交振幅调制 (QAM) 载波和 DOCSIS 3.1 宽带正交频分多路复用 (OFDM) 系统的要求。凭借优异的 NF (6.5dB) 和线性度，LMH2832 可遵循 DOCSIS 规范执行。掉电状态下的静态电流低于每通道 5mA，而运行期间的典型流耗为每通道 105mA。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
LMH2832	VQFN (40)	6.00mm x 6.00mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

输出三阶截断点 (OIP3) 性能



## 目录

<b>1</b>	<b>特性</b>	<b>1</b>	<b>9.1</b>	<b>Overview</b>	<b>19</b>
<b>2</b>	<b>应用</b>	<b>1</b>	<b>9.2</b>	<b>Functional Block Diagram</b>	<b>19</b>
<b>3</b>	<b>说明</b>	<b>1</b>	<b>9.3</b>	<b>Feature Description</b>	<b>19</b>
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	<b>9.4</b>	<b>Device Functional Modes</b>	<b>21</b>
<b>5</b>	<b>Device Comparison Table</b>	<b>3</b>	<b>9.5</b>	<b>Programming</b>	<b>21</b>
<b>6</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	<b>9.6</b>	<b>Register Maps</b>	<b>24</b>
<b>7</b>	<b>Specifications</b>	<b>5</b>	<b>10</b>	<b>Application and Implementation</b>	<b>29</b>
7.1	Absolute Maximum Ratings	5	10.1	Application Information	29
7.2	ESD Ratings	5	10.2	Typical Applications	32
7.3	Recommended Operating Conditions	5	10.3	Do's and Don'ts	35
7.4	Thermal Information	5	<b>11</b>	<b>Power Supply Recommendations</b>	<b>35</b>
7.5	Electrical Characteristics	6	11.1	Split Supplies	35
7.6	Timing Requirements: SPI	8	11.2	Supply Decoupling	35
7.7	Typical Characteristics	9	<b>12</b>	<b>Layout</b>	<b>36</b>
<b>8</b>	<b>Parameter Measurement Information</b>	<b>16</b>	12.1	Layout Guidelines	36
8.1	Setup Diagrams	16	12.2	Layout Example	36
8.2	ATE Testing and DC Measurements	17	<b>13</b>	<b>器件和文档支持</b>	<b>37</b>
8.3	Frequency Response	17	13.1	器件支持	37
8.4	Distortion	17	13.2	文档支持	37
8.5	Noise Figure	17	13.3	接收文档更新通知	37
8.6	Pulse Response, Slew Rate, and Overdrive Recovery	18	13.4	社区资源	37
8.7	Power-Down	18	13.5	商标	37
8.8	Crosstalk, Gain Matching, and Phase Matching	18	13.6	静电放电警告	38
8.9	Output Measurement Reference Points	18	13.7	Glossary	38
<b>9</b>	<b>Detailed Description</b>	<b>19</b>	<b>14</b>	<b>机械、封装和可订购信息</b>	<b>38</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。


Changes from Original (July 2016) to Revision A	Page
• 已发布为量产数据	1

## 5 Device Comparison Table

**Table 1. DVGA Device Comparison**

DEVICE	MAX GAIN, BW	DISTORTION	NOISE FIGURE
LMH6401	26 dB, 4.5 GHz	43-dBm OIP3 at 200 MHz, –80-dBc HD3 at 200 MHz	7.7 dB
LHM6517	22 dB, 1.2 GHz	43-dBm OIP3 at 200 MHz, –74-dBc HD3 at 200 MHz	5.5 dB
LMH6521	26 dB, 1.2 GHz	49-dBm OIP3 at 200 MHz, –84-dBc HD3 at 200 MHz	7.3 dB
LMH6881	26 dB, 2.4 GHz	42-dBm OIP3 at 200 MHz, –76-dBc HD3 at 200 MHz	9.7 dB

## 6 Pin Configuration and Functions



**LMH2832**

ZHCSF77A – JULY 2016 – REVISED JULY 2016

[www.ti.com.cn](http://www.ti.com.cn)
**Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.		
CS	4	I	Serial interface enable, active low
GND	2, 9, 12, 19, 22, 29, 32, 39	I	Analog ground
INMA	1	I	Negative differential input, channel A
INMB	10	I	Negative differential input, channel B
INPA	40	I	Positive differential input, channel A
INPB	11	I	Positive differential input, channel B
OUTMA	30	O	Negative differential output, channel A
OUTMB	21	O	Negative differential output, channel B
OUTPA	31	O	Positive differential output, channel A
OUTPB	20	O	Positive differential output, channel B
PDB	15	I	Power-down control, channel B (logic high = power-down)
PDA	36	I	Power-down control, channel A (logic high = power-down)
SCLK	5	I	Serial interface clock input
SDI	6	I	Serial interface data input
SDO	7	O	Serial interface data output
VCC	3, 8, 13, 14, 16, 17, 18, 23, 24, 25, 26, 27, 28, 33, 34, 35, 37, 38	I	Analog voltage supply
Thermal pad		—	Connected to ground

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Power supply		−0.5	5.5	V
Input applied to analog inputs	INPA, INMA, INPB, INMB	−0.5	5.5	V
Voltage applied to input pins		−0.5	5.5	V
Digital input/output voltage range		−0.3	2	V
Operating junction temperature, T <sub>J</sub>			125	°C
Storage temperature, T <sub>stg</sub>		−40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>S</sub>	Power-supply voltage	4.75	5	5.25	V
	Specified operating temperature range	−40		85	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMH2832	UNIT
		RHA (VQFN)	
		40 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	29.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	20.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	6.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	6.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#) (SPRA953).

## 7.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to 300 MHz,  $V_O$  converted to single-ended (SE) measurement with a transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	TEST LEVEL <sup>(1)</sup>
<b>AC PERFORMANCE</b>							
LSBW	Large-signal, –3-dB bandwidth	$G = 30\text{ dB}$ , $V_O = 2\text{ V}_{PP}$		1140		MHz	C
		$G = 0\text{ dB}$ , $V_O = 2\text{ V}_{PP}$		2350			C
BW	Bandwidth for 0.1-dB flatness			300		MHz	C
HD2	Second-order harmonic distortion	$f = 100\text{ MHz}$ , $V_O = 2\text{ V}_{PP}$		–88		dBc	C
		$f = 200\text{ MHz}$ , $V_O = 2\text{ V}_{PP}$		–76			C
		$f = 300\text{ MHz}$ , $V_O = 2\text{ V}_{PP}$		–63			C
		$f = 450\text{ MHz}$ , $V_O = 2\text{ V}_{PP}$		–58			C
HD3	Third-order harmonic distortion	$f = 100\text{ MHz}$ , $V_O = 2\text{ V}_{PP}$		–94		dBc	C
		$f = 200\text{ MHz}$ , $V_O = 2\text{ V}_{PP}$		–90			C
		$f = 300\text{ MHz}$ , $V_O = 2\text{ V}_{PP}$		–81			C
		$f = 450\text{ MHz}$ , $V_O = 2\text{ V}_{PP}$		–75			C
IMD3	Third-order intermodulation distortion	$f = 100\text{ MHz}$ , tone spacing = 2 MHz, $P_{OUT}^{(2)} = 0\text{ dBm}$ per tone		–106		dBc	C
		$f = 200\text{ MHz}$ , tone spacing = 2 MHz		–102			C
		$f = 300\text{ MHz}$ , tone spacing = 2 MHz		–86			C
OIP3	Output third-order intercept point	$f = 100\text{ MHz}$ , tone spacing = 2 MHz, $P_{OUT} = 0\text{ dBm}$ per tone		53		dBm	C
		$f = 200\text{ MHz}$ , tone spacing = 2 MHz, $P_{OUT} = 0\text{ dBm}$ per tone		51			C
		$f = 300\text{ MHz}$ , tone spacing = 2 MHz, $P_{OUT} = 0\text{ dBm}$ per tone		43			C
P1dB	1-dB compression point	$f = 100\text{ MHz}$ , $R_L = 150\ \Omega$		16		dBm	C
		$f = 200\text{ MHz}$ , $R_L = 150\ \Omega$		16			C
		$f = 300\text{ MHz}$ , $R_L = 150\ \Omega$		16.5			C
NF	Noise figure	$R_i = 150\ \Omega$ , $f = 300\text{ MHz}$ , max gain		6.5		dB	C
	Output-referred voltage noise	$f = 300\text{ MHz}$ , max gain		47.7		nV/ $\sqrt{\text{Hz}}$	C
S11	Input return loss	$f = 300\text{ MHz}$		17		dB	C
S22	Reverse Isolation	Including input transformer, $f < 300\text{ MHz}$		53		dB	C
	Channel-to-channel crosstalk	$f = 300\text{ MHz}$ , channel A to B		–77		dB	C
		$f = 300\text{ MHz}$ , channel B to A		–81			
	Channel-to-channel phase matching	$f = 200\text{ MHz}$		$\pm 0.1$		°	C
	Channel-to-channel gain matching	$f = 200\text{ MHz}$		$\pm 0.05$		dB	C
<b>GAIN PARAMETERS</b>							
	Maximum voltage gain	$f = \text{dc}$ , gain code = 00h	29.5	30	30.5	dB	A
	Minimum voltage gain	$f = \text{dc}$ , gain code = 27h	–9.5	–9	–8.5	dB	A
	Gain range			39		dB	C
	Gain step size	Between any two adjacent gain settings	0.75	1	1.25	dB	A
E <sub>G</sub>	Gain error	For any gain value	–0.5	0	0.5	dB	A
	Cumulative gain error	Referenced to max gain	–1		1	dB	A
	Gain step transition time			6		ns	C

(1) Test levels: (A) 100% tested at  $25^\circ\text{C}$ . Overtemperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2)  $P_{OUT}$  is the signal tone power at the output of the device.

## Electrical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to 300 MHz,  $V_O$  converted to single-ended (SE) measurement with a transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	TEST LEVEL <sup>(1)</sup>
ANALOG INPUT CHARACTERISTICS							
Z <sub>in</sub>	Input resistance	f = dc, differential	135	150	165	Ω	A
C <sub>in</sub>	Input capacitance	Differential		0.6		pF	C
	Single-ended input resistance	f = dc	67.5	75	82.5	Ω	A
	Single-ended input capacitance			1.2		pF	C
V <sub>ICM</sub>	Input common-mode voltage	Internally biased to mid-supply	−0.2		0.2	V	A
V <sub>IL</sub>	Low-level input voltage range	Differential gain shift < 1 dB	(V <sub>S−</sub> ) + 1.5			V	C
V <sub>IH</sub>	High-level input voltage range	Differential gain shift < 1 dB	(V <sub>S+</sub> ) − 1.5			V	C
ANALOG OUTPUT CHARACTERISTICS							
Z <sub>o</sub>	Output resistance	Differential		20		Ω	C
V <sub>OL</sub>	Low-level output voltage range	V <sub>S</sub> = 5 V, GND = 0 V		1.15	1.25	V	A
V <sub>OH</sub>	High-level output voltage range	V <sub>S</sub> = 5 V, GND = 0 V	3.75	3.85		V	A
V <sub>OM</sub>	Maximum output voltage swing	T <sub>A</sub> = 25°C	5	5.4		V	A
		T <sub>A</sub> = −40°C to +85°C		5.4	6.4		B
CMRR	Common-mode rejection ratio			56		dB	C
POWER SUPPLY							
V <sub>S</sub>	Supply voltage		4.75	5.0	5.25	V	A
I <sub>Q</sub>	Quiescent current per channel	Default current, default bias setting	102	105	108	mA	A
		Min current, lowest power setting		90			C
		Max current, highest bias setting		108			C
±PSRR	Power-supply rejection ratio <sup>(3)</sup>	Gain = 30 dB		−48		dB	C
POWER-DOWN <sup>(4)</sup>							
	Power-down quiescent current (per channel)	T <sub>A</sub> = 25°C		2.5	6	mA	A
		T <sub>A</sub> = −40°C to +85°C			6.5		B
	Power-down bias current		−2	−1		μA	A
	Turn-on time delay	Time to V <sub>O</sub> = 90% of final value, gain = 0 dB, V <sub>I</sub> = 2 V		55		ns	C
	Turn-off time delay	Time to V <sub>O</sub> = 10% of original value, gain = 0 dB, V <sub>I</sub> = 2 V		110		ns	C
	Forward isolation in PD mode	f = 300 MHz		−67		dB	C
DIGITAL INPUTS/OUTPUTS							
V <sub>IH</sub>	High-level input voltage		1.4		2	V	A
V <sub>IL</sub>	Low-level input voltage		−0.3		0.8	V	A
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = −100 μA	1.65			V	A
		I <sub>OH</sub> = −2 mA	1.55				A
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 100 μA			0.1	V	A
		I <sub>OL</sub> = 2 mA			0.2		A

(3) PSRR is defined with respect to a differential output.

(4) The device power-down function can be controlled by the PDx pins or by the power-down register accessible from the SPI interface.

**LMH2832**

ZHCSF77A – JULY 2016 – REVISED JULY 2016

[www.ti.com.cn](http://www.ti.com.cn)
**7.6 Timing Requirements: SPI**

		MIN	TYP	MAX	UNIT
f <sub>S_C</sub>	SCLK frequency <sup>(1)</sup>	0	25	50	MHz
t <sub>PH</sub>	SCLK pulse duration, high		10		ns
t <sub>PL</sub>	SCLK pulse duration, low		10		ns
t <sub>SU</sub>	SDI setup		3		ns
t <sub>H</sub>	SDO hold		3		ns
t <sub>Iz</sub>	SDO tri-state		3		ns
t <sub>ODZ</sub>	SDO driven to tri-state <sup>(2)</sup>	0	10	20	ns
t <sub>OZD</sub>	SDO tri-state to driven	0	2	5	ns
t <sub>OD</sub>	SDO output delay <sup>(2)</sup>	0	10	12	ns
t <sub>CSS</sub>	$\overline{\text{CS}}$ setup <sup>(3)</sup>	3	5		ns
t <sub>CSH</sub>	$\overline{\text{CS}}$ hold		3		ns
t <sub>IAG</sub>	Inter-access gap		20		ns

(1) Tested on the automated test equipment (ATE) only up to 25 MHz.


(2) Referenced to the negative edge of SCLK.

(3) Referenced to the positive edge of SCLK.




## 7.7 Typical Characteristics


at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to  $300\text{ MHz}$ ,  $V_O$  converted to single-ended (SE) measurement with transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range




**Figure 1. Voltage Gain vs Frequency (1-dB Gain Steps)**




**Figure 2. Gain Flatness vs Temperature**




**Figure 3. Input Return Loss vs Frequency**



**Figure 4. Channel-to-Channel Mismatch Error**









**Figure 5. OIP3 vs Frequency and Voltage Gain**



**Figure 6. OIP3 vs Frequency and Temperature**


## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to  $300\text{ MHz}$ ,  $V_O$  converted to single-ended (SE) measurement with transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range



**Figure 7. OIP3 vs Output Power**

**Figure 8. OIP3 Channel Comparison**

**Figure 9. OIP3 vs Temperature and Supply Voltage  
(f = 200 MHz)**

**Figure 10. OIP3 vs Temperature and Supply Voltage  
(f = 300 MHz)**

**Figure 11. OIP3 vs Temperature and Bias Setting  
(f = 200 MHz)**

**Figure 12. Intermodulation Distortion vs Frequency**

## Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to  $300\text{ MHz}$ ,  $V_O$  converted to single-ended (SE) measurement with transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range




**Figure 13. Noise Figure vs Voltage Gain**




**Figure 14. Noise Figure vs Frequency**




**Figure 15. HD2 vs Frequency and Gain Settings**



**Figure 16. HD3 vs Frequency and Gain Settings**



**Figure 17. HD2 vs Frequency and Temperature**



**Figure 18. HD3 vs Frequency and Temperature**

## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to  $300\text{ MHz}$ ,  $V_O$  converted to single-ended (SE) measurement with transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range




Figure 19. Harmonic Distortion Between Channels




Figure 20. Harmonic Distortion vs Temperature and Supply Voltage (100 MHz)




Figure 21. Harmonic Distortion vs Temperature and Supply Voltage (200 MHz)




Figure 22. HD2 vs Differential Output Swing (100 MHz)




Figure 23. HD3 vs Differential Output Swing (100 MHz)






Figure 24. HD2 vs Differential Output Swing (200 MHz)

## Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to  $300\text{ MHz}$ ,  $V_O$  converted to single-ended (SE) measurement with transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range




**Figure 25. HD3 vs Differential Output Swing (200 MHz)**




**Figure 26. Output P1dB Compression vs Frequency**




**Figure 27. Output P1dB Compression vs Temperature**



**Figure 28. CMRR vs Frequency**




**Figure 29. Output Balance Error vs Frequency**




**Figure 30. Channel-to-Channel Isolation vs Frequency**

## Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to  $300\text{ MHz}$ ,  $V_O$  converted to single-ended (SE) measurement with transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range




**Figure 31. Cumulative Gain Step Error vs Voltage Gain**




**Figure 32. Cumulative Phase Step Error vs Voltage Gain**




**Figure 33. Output Impedance vs Frequency**



**Figure 34. Power-Down Transition Response**



**Figure 35. Gain Switching Response ( $A_V = 30\text{ dB}$  to  $22\text{ dB}$ )**



**Figure 36. Gain Switching Response ( $A_V = 22\text{ dB}$  to  $30\text{ dB}$ )**

## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{S+} = 5\text{ V}$ ,  $R_i = 75\ \Omega$ ,  $R_L = 150\ \Omega$ , maximum gain (1:2- $\Omega$  ratio transformer plus 30-dB DVGA gain),  $f = 5\text{ MHz}$  to  $300\text{ MHz}$ ,  $V_O$  converted to single-ended (SE) measurement with transformer, and default current setting (unless otherwise noted); upon power-up, gain is set to mid-range




Figure 37. Gain Switching Response ( $A_V = 30\text{ dB}$  to  $14\text{ dB}$ )




Figure 38. Gain Switching Response ( $A_V = 14\text{ dB}$  to  $30\text{ dB}$ )




Figure 39. Gain Switching Response ( $A_V = 30\text{ dB}$  to  $6\text{ dB}$ )





Figure 40. Gain Switching Response ( $A_V = 6\text{ dB}$  to  $30\text{ dB}$ )


## 8 Parameter Measurement Information

### 8.1 Setup Diagrams


Figure 41 to Figure 44 illustrate various test setup diagrams using the LMH2832 evaluation module (EVM).



**Figure 41. Frequency Response Differential Test Setup**



**Figure 42. Single-Tone Harmonic Distortion Test Setup**



**Figure 43. Two-Tone Linearity Test Setup (OIP3, OIP2)**



## Setup Diagrams (continued)




Figure 44. Noise Figure Test Setup

## 8.2 ATE Testing and DC Measurements

All production testing and dc parameters are measured on automated test equipment (ATE) capable of dc measurements only. Some measurements (such as voltage gain) are referenced to the output of the internal amplifier and do not include losses attributed to the on-chip output resistors. The [Electrical Characteristics](#) values specify these conditions. When the measurement is referred to the amplifier output, the output resistors are not included in the measurement. If the measurement is referred to the device pins, then the output resistor loss is included in the measurement.

## 8.3 Frequency Response

This test is done by running an S-parameter sweep on a 4-port differential network analyzer using the standard EVM with no baluns; see [Figure 41](#). The inputs and outputs of the EVM are connected to the network analyzer using 75-ohm coaxial cables with the input ports set to a characteristic impedance of 75 ohm, and the output ports set to a characteristic impedance of 50 ohm.

The frequency response test with capacitive load is done by soldering the capacitor across the LMH2832 output pins. In this configuration, the on-chip, 10-ohm resistors on each output leg isolate the capacitive load from the amplifier output pins.

## 8.4 Distortion

The standard EVM is used for measuring both the single-tone harmonic distortion and two-tone intermodulation distortion; see [Figure 42](#) and [Figure 43](#), respectively. The distortion is measured with differential input signals to the LMH2832. In order to interface with 50-ohm, single-ended test equipment, 50-ohm to 75-ohm impedance matching pads followed by external baluns (1:2,  $z_o = 75\ \Omega$ ) are required between the EVM output ports and the test equipment. These baluns are used to combine two single tones in the two-tone test plots as well as to convert the single-ended input to differential output for harmonic distortion tests. The use of 6-dB attenuator pads on both the inputs and outputs is recommended to provide a balanced match between the external balun and the EVM.

## 8.5 Noise Figure

This test is done by matching the input of the LMH2832 to a 50-ohm noise source using a 50-ohm to 75-ohm impedance transformation pad followed by a 1:2 balun ([Figure 44](#)), with the noise figure being referred to the input impedance ( $R_S = 150\ \Omega$ ). As noted in [Figure 44](#), a Keysight Technologies™ E4443A with NF features is used for the testing.

## 8.6 Pulse Response, Slew Rate, and Overdrive Recovery

For time-domain measurements, the standard EVM is driven through an impedance transformation pad and a balun again to convert a single-ended output from the test equipment to the differential inputs of the LMH2832. The differential outputs are directly connected to the oscilloscope inputs, with the differential signal response calculated using trace math from the two separate oscilloscope inputs.

## 8.7 Power-Down

The standard EVM is used for this test by completely removing the shorting block on jumper JPD. A high-speed, 50-Ω pulse generator is used to drive the PDx pin that toggles the output signal on or off depending upon the PDx pin voltage.

## 8.8 Crosstalk, Gain Matching, and Phase Matching

The standard EVM is used for these tests with both channels enabled. For gain and phase matching, the responses of both channels are measured on a network analyzer and the gain and phase values are compared. For crosstalk, a single channel is driven with a signal on the network analyzer when the other channel is measured.

## 8.9 Output Measurement Reference Points

The LMH2832 has two on-chip, 10-Ω output resistors on each channel. When matching the output to a 100-Ω load, the evaluation module (EVM) uses an external 40-Ω resistor on each output leg to complete the output matching. The inclusion of on-chip output resistors creates two potential reference points for measuring the output voltage. The first reference point is at the internal amplifier output (OUT\_AMP), and the second reference point is at the externally-matched 100-Ω load (OUT\_LOAD). The measurements in the [Electrical Characteristics](#) table and in the [Typical Characteristics](#) section are referred to the (OUT\_AMP) reference point unless otherwise specified. The conversion between reference points is a straightforward correction of 3 dB for power and 6 dB for voltage, as shown in [Equation 1](#) and [Equation 2](#). The measurements are referenced to OUT\_AMP when not specified.

$$V_{OUT\_LOAD} = (V_{OUT\_AMP} - 6 \text{ dB}) \quad (1)$$


$$P_{OUT\_LOAD} = (P_{OUT\_AMP} - 3 \text{ dB}) \quad (2)$$

## 9 Detailed Description

### 9.1 Overview

Each channel of the LMH2832 consists of an input attenuator block followed by a fully differential amplifier that has a gain of 30 dB. The attenuator has a range of 0 dB to –39 dB in 1-dB steps that is controlled by an SPI interface. The two channels can be controlled independently using the digital interface including power-down and bias settings. A separate analog power-down pin (PDA, PDB) is also included for each channel so that the device can be set to a low-power state without waiting for a serial write to a register. The internal registers also include a power-on-reset (POR) that ensures the device starts in a known state after the power is reset.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

#### 9.3.1 Analog Input Characteristics

The LMH2832 is a dual-channel device with two identical channels (A and B) that each have differential input pins (INP and INM) that denote the positive and negative inputs, respectively. The inputs are expected to be ac-coupled only, typically through a transformer or capacitor. The amplifier self-biases the input common-mode to mid-supply for the maximum input voltage range. The inputs of the LMH2832 can only be driven differentially. For single-ended input source applications, use a balun or fully differential amplifier (such as the [LMH3401](#) or [LMH5401](#)) that can convert single-ended to differential signals before the LMH2832.

## Feature Description (continued)

At maximum gain, the digital attenuator is set to 0 dB of attenuation, causing the input signal to be much larger than the output signal and forcing the maximum output voltage swing to be limited by the outputs of the device. However at minimum gain, the maximum voltage swing is limited by the inputs of the device because the attenuator causes the output voltage to be 9 dB lower than the input voltage. In minimum gain, the input voltage limits against the electrostatic discharge (ESD) devices before the output reaches the maximum swing limits. For linear operation, the input voltage must be kept within the maximum input voltage ratings described in the [Electrical Characteristics](#) table.

The input impedance of the LMH2832 is set by internal termination resistors to a nominal value of 150  $\Omega$ , differential. Process variations result in a range of values, as described in the [Electrical Characteristics](#) table. The input impedance is also affected by device parasitic effects at higher frequencies that cause the impedance to shift away from the nominal value.

### 9.3.2 Analog Output Characteristics

The LMH2832 has series, 10- $\Omega$ , on-chip resistors on each output to provide isolation from board parasitics that can cause instability. When designing a filter following the LMH2832, the filter source impedance calculation must include the two 10- $\Omega$ , on-chip resistors. [Table 2](#) shows the calculated external source impedance values required for various matched filter loads.

**Table 2. Output Resistor Values for Matched Loads**

MATCHED FILTER IMPEDANCE ( $\Omega$ )	EXTERNAL SERIES RESISTOR PER OUTPUT ( $\Omega$ )
100	80
150	130
200	180
300	280

### 9.3.3 Driving Low Insertion-Loss Filters

When driving high-speed ADCs, a filter is commonly driven with a matched impedance to the ADC. This impedance is matched by the amplifier by setting the combination of the output resistors to the same impedance as the ADC inputs. Impedance matching is often done to minimize any transmission reflections caused by the physical signal path. The drawback to using a matched impedance is that a voltage swing is required from the amplifier outputs that is twice the desired ADC input voltage swing, which can cause output voltage limitation issues.

To avoid using a matched impedance, a low insertion loss filter can be driven where there is little to no resistance added at the amplifier outputs. The amplifier outputs then only must swing to the value of the ADC full-scale input voltage, thus eliminating most of the potential amplifier output headroom issues. The requirements of this technique are that the amplifier must be able to provide enough current to the load of the ADC and that the path between the amplifier outputs and ADC inputs must be minimized to prevent any reflections.

### 9.3.4 Input Impedance Matching

The LMH2832 has a differential input impedance of 150  $\Omega$  that can be easily matched to single-ended, 50- $\Omega$  or 75- $\Omega$  systems using baluns. For a single-ended, 50- $\Omega$  input, a 1:3- $\Omega$  ratio balun can be used to create a 150- $\Omega$  differential source impedance to the device with a balun gain of 4.8 dB. For a single-ended, 75- $\Omega$  input, a 1:2- $\Omega$  ratio balun creates a 150- $\Omega$  differential source impedance to the device with a voltage gain of 3 dB.

### 9.3.5 Power-On Reset (POR)

The LMH2832 has a built-in, power-on-reset (POR) that sets the device registers to their default state (see the [Register Maps](#) section) on power-up. Note that the LMH2832 register information is lost when power is removed. When power is reapplied, the POR ensures that the device enters a default state. Power glitches (of sufficient duration) can also initiate the POR and return the device to a default state.

## 9.4 Device Functional Modes

### 9.4.1 Power-Down (PD)

The device supports power-down control using an external power-down (PDx) pin or by writing a logic high to bit 6 of SPI register 2h (see the [Register Maps](#) section). The external PDx pins are active high; when left floating, the device defaults to an on condition resulting from the internal pulldown resistors that cause a logic low on the PDx pins. The device PDx thresholds are noted in the [Electrical Characteristics](#) table. The device consumes approximately 7 mA in power-down mode. Note that the SPI register contents are preserved in power-down mode.

### 9.4.2 Gain Control

The LMH2832 gain can be controlled from 30-dB gain (0-dB attenuation) to –9-dB gain in 1-dB steps by digitally programming the SPI register 2h; see the [Register Maps](#) section for more details.

## 9.5 Programming

### 9.5.1 Details of the Serial Interface


The LMH2832 has a set of internal registers that can be accessed by the serial interface formed by the  $\overline{\text{CS}}$  (serial interface enable), SCLK (serial interface clock), SDI (serial interface input data), and SDO (serial interface read-back data) pins. Serially shifting bits into the device is enabled when  $\overline{\text{CS}}$  is low. SDI serial data are latched at every SCLK rising edge when  $\overline{\text{CS}}$  is active (low). The serial data are loaded into the register at every 16th SCLK rising edge when  $\overline{\text{CS}}$  is low. When the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiples of 16-bit words within a single active  $\overline{\text{CS}}$  pulse. The first eight bits form the register address and the remaining eight bits are the register data. The interface can function with SCLK frequencies from 25 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle. A summary of the LMH2832 SPI protocol is:

1. SPI-1.1 interface
2. Independent channel A, B attenuation programming (6-bit gain control)
3. SPI register contents are preserved in power-down mode
4. SPI-controlled power modes (3-bit control for eight options to step down the power)
5. Powered for the main 5-V power supply
6. 1.8-V logic


## Programming (continued)

### 9.5.2 Timing Diagrams


Figure 45 and Figure 46 show timing diagrams for the SPI write and read bus cycles, respectively. Figure 47 shows an example timing diagram for a streaming write cycle and Figure 48 shows an example timing diagram for a streaming read cycle. Figure 49, Figure 50, Figure 51, and Figure 52 illustrate timing diagrams and requirements for the clock, data input, data output, and chip select, respectively. See the [Timing Requirements: SPI](#) table for SPI timing requirements.




**Figure 45. SPI Write Bus Cycle Timing Diagram**




**Figure 46. SPI Read Bus Cycle Timing Diagram**



**Figure 47. SPI Streaming Write Example Timing Diagram**




**Figure 48. SPI Streaming Read Example Timing Diagram**




**Figure 49. SPI Clock Timing Diagram**


## Programming (continued)



**Figure 50. SPI Data Input Timing Diagram**



**Figure 51. SPI Data Output Timing Diagrams**



**Figure 52. SPI Chip Select Timing Diagrams**

**LMH2832**

ZHCSF77A – JULY 2016 – REVISED JULY 2016

[www.ti.com.cn](http://www.ti.com.cn)
**9.6 Register Maps**

Table 3 shows the SPI registers for the LMH2832.

**Table 3. SPI Register Map**

ADDRESS (A[6:0])	R/W	DEFAULT (Hex)	REGISTER NAME	REGISTER DATA							
				7	6	5	4	3	2	1	0
0	R	B3	Revision ID	1	0	1	1	0	0	1	1
1	R	23	Product ID	0	0	1	0	0	0	1	1
2	R/W	00	SW reset	Reserved			Reset B	Reserved			Reset A
3	R/W	00	Power-down	Reserved			PD B	Reserved			PD A
4	R/W	20	Channel A RW0, bias control	Channel A RW0							
5	R/W	14	Channel A RW1, attenuator control	Channel A RW1							
6	R/W	20	Channel B RW0, bias control	Channel B RW0							
7	R/W	14	Channel B RW1, attenuator control	Channel B RW1							
8-127	R	00	Reserved	0	0	0	0	0	0	0	0



## 9.6.1 Register Descriptions

Exercising the SW reset function returns all registers to the default values of the respective channel.

### 9.6.1.1 SW Reset Register (address = 2)

**Figure 53. SW Reset Register**

7	6	5	4	3	2	1	0
Reserved			Reset B	Reserved			Reset A
R-0h			R/W-0h	R-0h			R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 4. SW Reset Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R	0h	Reserved.
4	Reset B	R/W	0h	This bit is a self-clearing bit. 0 = No action 1 = Reset
3-1	Reserved	R	0h	Reserved.
0	Reset A	R/W	0h	This bit is a self-clearing bit. 0 = No action 1 = Reset

### 9.6.2 Power-Down Control Register (address = 3)

**Figure 54. Power-Down Control Register**

7	6	5	4	3	2	1	0
Reserved			PD B	Reserved			PD A
R-0h			R/W-0h	R-0h			R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 5. Power-Down Control Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	Reserved	R	0h	Reserved.
4	PD B	R/W	0h	0 = Active 1 = PD
3-1	Reserved	R	0h	Reserved.
0	PD A	R/W	0h	0 = Active 1 = PD

### 9.6.3 Channel A RW0 Register (address = 4)

**Figure 55. Channel A RW0 Register**

7	6	5	4	3	2	1	0
Channel A RW0							
R/W-0h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6. Channel A RW0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	Channel A RW0	R/W	0h	These bits drive the output CHA_RW0[7:0] and are reset by a device reset or Reset A. <a href="#">Table 10</a> lists controls for this register.

### 9.6.4 Channel A RW1 Register (address = 5)

**Figure 56. Channel A RW1 Register**

7	6	5	4	3	2	1	0
Channel A RW1							
R/W-0h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7. Channel A RW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	Channel A RW1	R/W	0h	These bits drive the output CHA_RW1[7:0] and are reset by a device reset or Reset A. <a href="#">Table 11</a> lists controls for this register.

### 9.6.5 Channel B RW0 Register (address = 6)

**Figure 57. Channel B RW0 Register**

7	6	5	4	3	2	1	0
Channel B RW0							
R/W-0h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8. Channel B RW0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	Channel B RW0	R/W	0h	These bits drive the output CHB_RW0[7:0] and are reset by a device reset or Reset B. <a href="#">Table 10</a> lists controls for this register.

## 9.6.6 Channel B RW1 Register (address = 7)

**Figure 58. Channel B RW1 Register**

7	6	5	4	3	2	1	0
Channel B RW1							
R/W-0h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9. Channel B RW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	Channel B RW1	R/W	0h	These bits drive the output CHB_RW1[7:0] and are reset by a device reset or Reset B. <a href="#">Table 11</a> lists controls for this register.

**Table 10. Bias Control Register Bit Settings (Channels A, B)<sup>(1)</sup>**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	X
0	0	0	0	0	1	X	X
0	0	0	0	1	X	X	X
0	0	0	1	X	X	X	X
0	0	1	X	X	X	X	X
0	1	X	X	X	X	X	X
1	X	X	X	X	X	X	X

(1) Default value: 001xxxxx. Highest power: 1xxxxxxx. Lower power: 00000000.

**Table 11. Attenuator Control Register Bit Settings (Channels A, B)<sup>(1)</sup>**

7	6	5	4	3	2	1	0
Reserved, always read 0	0	0	0	0	0	0	0
Reserved, always read 0	0	0	0	0	0	0	1
Reserved, always read 0	0	0	0	0	0	1	0
Reserved, always read 0	0	0	0	0	0	1	1
Reserved, always read 0	0	0	0	0	1	0	0
Reserved, always read 0	0	0	0	0	1	0	1
Reserved, always read 0	0	0	0	0	1	1	0
Reserved, always read 0	0	0	0	0	1	1	1
Reserved, always read 0	0	0	1	0	0	0	0
Reserved, always read 0	0	0	1	1	0	0	1
Reserved, always read 0	0	0	1	0	0	1	0
Reserved, always read 0	0	0	1	0	0	1	1
Reserved, always read 0	0	0	1	1	1	0	0
Reserved, always read 0	0	0	1	1	1	0	1
Reserved, always read 0	0	0	1	1	1	1	0
Reserved, always read 0	0	0	1	1	1	1	1
Reserved, always read 0	0	1	0	0	0	0	0
Reserved, always read 0	0	1	0	0	0	0	1
Reserved, always read 0	0	1	0	0	0	1	0
Reserved, always read 0	0	1	0	0	0	1	1
Reserved, always read 0	0	1	0	1	0	0	0
Reserved, always read 0	0	1	0	1	1	0	0
Reserved, always read 0	0	1	0	1	1	0	1
Reserved, always read 0	0	1	0	1	1	1	0
Reserved, always read 0	0	1	0	1	1	1	1
Reserved, always read 0	0	1	1	1	1	0	0
Reserved, always read 0	0	1	1	1	1	0	1
Reserved, always read 0	0	1	1	1	1	1	0
Reserved, always read 0	0	1	1	1	1	1	1
Reserved, always read 0	1	0	0	0	0	0	0
Reserved, always read 0	1	0	0	0	0	0	1
Reserved, always read 0	1	0	0	0	0	1	0
Reserved, always read 0	1	0	0	0	0	1	1
Reserved, always read 0	1	0	0	1	0	0	0
Reserved, always read 0	1	0	0	1	0	0	1
Reserved, always read 0	1	0	0	1	1	1	0
Reserved, always read 0	1	0	0	1	1	1	1

(1) Default attenuation setting: xx001011. Maximum attenuation (lowest gain setting): xx100111. Minimum attenuation (highest gain setting): xx000000.

## 10 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 10.1 Application Information

The LMH2832 is designed as a general-purpose, analog-to-digital converter (ADC) driver that also meets the performance requirements for DOCSIS 3.X upstream CMTS solutions. This section describes various requirements and considerations for using the LMH2832 and also some design examples.

#### 10.1.1 Driving ADCs

When the amplifier is driving an ADC, the key points to consider for implementation are the signal-to-noise ratio (SNR), spurious-free dynamic range (SFDR), and ADC input considerations, as described in this section.

A typical application of the LMH2832 involves driving a wideband, 14-bit ADC (such as the [ADS54J40](#)), as shown in [Figure 59](#). The LMH2832 can drive the full Nyquist bandwidth of ADCs with sampling rates up to 900 MSPS. If the front-end bandwidth of the ADC is more than 450 MHz, then use a simple noise filter to improve SNR. Otherwise, the ADC can be connected directly to the amplifier output pins with appropriate matching resistors to limit the full-scale input of the ADC. Note that the LMH2832 inputs must be driven differentially using a balun or fully differential amplifiers (FDAs). For dc-coupled applications, an FDA (such as the LMH3401 or LMH5401) that can convert a single-ended input to a differential output with low distortion is preferred.



**Figure 59. ADC Driver with a 50-Ω Source**

## Application Information (continued)

### 10.1.1.1 SNR Considerations

When using the LMH2832 with a filter, the signal-to-noise ratio (SNR) of the amplifier and filter can be calculated from the amplitude of the signal and the bandwidth of the filter. The noise from the amplifier is band-limited by the filter with the equivalent brick-wall filter bandwidth. The amplifier and filter noise can be calculated using [Equation 3](#):

$$\text{SNR}_{\text{AMP+FILTER}} = 10 \cdot \log \left( \frac{V_O^2}{e_{\text{FILTEROUT}}^2} \right) = 20 \cdot \log \left( \frac{V_O}{e_{\text{FILTEROUT}}} \right)$$

where:

- $e_{\text{FILTEROUT}} = e_{\text{NAMPOUT}} \cdot \sqrt{\text{ENB}}$
- $e_{\text{NAMPOUT}}$  = the output noise density of the LMH2832 (50.4 nV/√Hz) at  $A_V = 30$  dB
- ENB = the brick-wall equivalent noise bandwidth of the filter
- $V_O$  = the amplifier output signal

(3)

For example, with a first-order ( $N = 1$ ) band-pass or low-pass filter with a 1000-MHz cutoff, ENB is  $1.57 \cdot f_{-3\text{dB}} = 1.57 \cdot 1000 \text{ MHz} = 1570 \text{ MHz}$ . For second-order ( $N = 2$ ) filters, ENB is  $1.22 \cdot f_{-3\text{dB}}$ . When the filter order increases, ENB approaches  $f_{-3\text{dB}}$  ( $N = 3 \rightarrow \text{ENB} = 1.15 \cdot f_{-3\text{dB}}$ ;  $N = 4 \rightarrow \text{ENB} = 1.13 \cdot f_{-3\text{dB}}$ ). Both  $V_O$  and  $e_{\text{FILTEROUT}}$  are in RMS voltages. For example, with a 2- $V_{\text{PP}}$  (0.707  $V_{\text{RMS}}$ ) output signal and a 300-MHz, first-order, low-pass filter, the SNR of the amplifier and filter is 56 dB with  $e_{\text{FILTEROUT}} = 50.4 \text{ nV}/\sqrt{\text{Hz}} \cdot \sqrt{471 \text{ MHz}} = 1.09 \text{ mV}_{\text{RMS}}$ .

The SNR of the amplifier, filter, and ADC sum in RMS fashion, as shown in [Equation 4](#) (SNR values in dB):

$$\text{SNR}_{\text{SYSTEM}} = -20 \cdot \log \left( \sqrt{10^{\frac{-\text{SNR}_{\text{AMP+FILTER}}}{10}} + 10^{\frac{-\text{SNR}_{\text{ADC}}}{10}}} \right)$$

(4)

This formula shows that if the SNR of the amplifier and filter equals the SNR of the ADC, then the combined SNR is 3 dB lower (worse). Thus, for minimal degradation ( $< 1$  dB) on the ADC SNR, the SNR of the amplifier and filter must be 10 dB greater than the ADC SNR. The combined SNR calculated in this manner is usually accurate to within  $\pm 1$  dB of the actual implementation.

### 10.1.1.2 SFDR Considerations

The SFDR of the amplifier is usually set by the second- or third-order harmonic distortion for single-tone inputs, and by the second-order or third-order intermodulation distortion for two-tone inputs. Harmonics and second-order intermodulation distortion can be filtered to some degree, but third-order intermodulation spurs cannot be filtered. The ADC generates the same distortion products as the amplifier, but also generates additional spurs (not harmonically related to the input signal) as a result of sampling and clock feed through.

When the spurs from the amplifier and filter are known, each individual spur can be directly added to the same spur from the ADC, as shown in [Equation 5](#), to estimate the combined spur (spur amplitudes in dBc):

$$\text{HDx}_{\text{SYSTEM}} = -20 \cdot \log \left( 10^{\frac{-\text{HDx}_{\text{AMP+FILTER}}}{20}} + 10^{\frac{-\text{HDx}_{\text{ADC}}}{20}} \right)$$

(5)

This calculation assumes that the spurs are in phase, but usually provides a good estimate of the final combined distortion.

For example, if the spur of the amplifier and filter equals the spur of the ADC, then the combined spur is 6 dB higher. To minimize the amplifier contribution ( $< 1$  dB) to the overall system distortion, the spur from the amplifier and filter must be approximately 15 dB lower in amplitude than that of the converter. The combined spur calculated in this manner is usually accurate to within  $\pm 6$  dB of the actual implementation; however, higher variations can be detected as a result of phase shift in the filter, especially in second-order harmonic performance.

## Application Information (continued)

This worst-case spur calculation assumes that the amplifier and filter spur of interest is in phase with the corresponding spur in the ADC, such that the two spur amplitudes can be added linearly. There are two phase-shift mechanisms that cause the measured distortion performance of the amplifier-ADC chain to deviate from the expected performance calculated using Equation 5; one mechanism is the common-mode phase shift and the other is the differential phase shift.


Common-mode phase shift is the phase shift detected equally in both branches of the differential signal path including the filter. Common-mode phase shift nullifies the basic assumption that the amplifier, filter, and ADC spur sources are in phase. This phase shift can lead to better performance than predicted when the spurs become phase shifted, and there is the potential for cancellation when the phase shift reaches 180°. However, there is a significant challenge in designing an amplifier-ADC interface circuit to take advantage of a common-mode phase shift for cancellation: the phase characteristics of the ADC spur sources are unknown, thus the necessary phase shift in the filter and signal path for cancellation is also unknown.

Differential phase shift is the difference in the phase response between the two branches of the differential filter signal path. Differential phase shift in the filter is a result of mismatched components caused by nominal tolerances and can severely degrade the even harmonic distortion of the amplifier-ADC chain. This effect has the same result as mismatched path lengths for the two differential traces, and causes more phase shift in one path than the other. Ideally, the phase responses over frequency through the two sides of a differential signal path are identical, such that even harmonics remain optimally out of phase and cancel when the signal is taken differentially. However, if one side has more phase shift than the other, then the even harmonic cancellation is not as effective.

Single-order, resistor-capacitor (RC) filters cause very little differential phase shift with nominal tolerances of 5% or less, but higher-order, inductor-capacitor (LC) filters are very sensitive to component mismatch. For instance, a third-order Butterworth band-pass filter with a 100-MHz center frequency and a 20-MHz bandwidth displays as much as 20° of differential phase imbalance in a SPICE Monte Carlo analysis with 2% component tolerances. Therefore, although a prototype may work, production variance is unacceptable. For ac-coupled or dc-coupled applications where a transformer or balun cannot be used, using first- or second-order filters is recommended to minimize the effect of differential phase shift.

### 10.1.1.3 ADC Input Common-Mode Voltage Considerations (AC-Coupled Input)

When interfacing to an ADC, the input common-mode voltage range of the ADC must be taken into account for proper operation. In an ac-coupled application between the amplifier and the ADC, the input common-mode voltage bias of the ADC can be accomplished in different ways. Some ADCs use internal bias networks such that the analog inputs are automatically biased to the required input common-mode voltage if the inputs are ac-coupled with capacitors (or if the filter between the amplifier and ADC is a band-pass filter). Other ADCs supply the required input common-mode voltage from a reference voltage output pin (often termed CM or  $V_{CM}$ ). With these ADCs, the ac-coupled input signal can be re-biased to the input common-mode voltage by connecting resistors from each input to the CM output of the ADC, as shown in Figure 60. AC coupling provides dc common-mode isolation between the amplifier and the ADC; thus, the output common-mode voltage of the amplifier is a *don't care* for the ADC.



**Figure 60. Biasing AC-Coupled ADC Inputs Using the ADC CM Output**

## Application Information (continued)


### 10.1.1.4 ADC Input Common-Mode Voltage Considerations (DC-Coupled Input)

The LMH2832 is designed to primarily be used in ac-coupled applications only. However, the LMH2832 can be dc-coupled if certain strict conditions are met. The LMH2832 has an internal common-mode bias equal to the mid-supply voltage, so any dc coupling on the input or output must have a common-mode voltage that is also set to mid-supply. To dc couple to an ADC input, the mid-supply voltage of the LMH2832 must be centered around the ADC input common-mode. This common-mode matching can be accomplished by shifting the supplies to center the mid-supply voltage around the ADC input common-mode voltage. However, shifting the supplies also changes the ground reference for the digital inputs, which then likely requires a voltage-shifted interface as well. The LMH2832 is not recommended to be operated as dc-coupled unless absolutely necessary.

## 10.2 Typical Applications

### 10.2.1 DOCSIS 3.X Driver

The LMH2832 is designed to perform best when driving differential input ADCs in high-speed applications. Figure 61 shows an example diagram of the LMH2832 driving an ADC with a fifth-order, low-pass filter for a 75- $\Omega$  impedance, data over cable service interface specification (DOCSIS) 3.X upstream receiver return path application. The primary interface between the amplifier and the ADC is usually an antialiasing filter to suppress high-frequency harmonics that otherwise alias back into the ADC FFT spectrum. Filters range from single-order real RC poles to higher-order, resistor-inductor-capacitor (RLC) filters, depending on the application requirements. Series output resistors ( $R_O$ ) help isolate the amplifier from any capacitive load presented by the filter, and can also be used to create a matched impedance to drive transmission lines.



Copyright © 2016, Texas Instruments Incorporated

**Figure 61. DOCSIS 3.X Driver with the ADS54J40 and a 300-MHz, 4th-Order, Butterworth, Low-Pass Filter**

#### 10.2.1.1 Design Requirements

Table 12 shows example design requirements for the LMH2832 in an upstream receiver application.

**Table 12. Example Design Requirements**

SPECIFICATION	DESIGN REQUIREMENTS
Supply voltage	4.75 to 5.25 V
Usable input frequency range	300 MHz
System voltage gain and range	33-dB voltage gain with 30-dB range
Source impedance	75 $\Omega$ , single-ended
Signal path SNR at 175 MHz (measured at ADC)	> 50 dBFS



### 10.2.1.2 Detailed Design Procedure

To begin the design process, make sure that none of the following design parameters exceed the limits listed in the [Electrical Characteristics](#) table, such as:

- Supply voltage
- Temperature range
- Input voltage range across gain
- Output current requirements
- Digital I/O voltages and currents

#### 10.2.1.2.1 Source Resistance Matching

Standard DOCSIS systems use a characteristic single-ended impedance of 75  $\Omega$  that must be properly matched to the 150- $\Omega$  differential impedance of the LMH2832. The circuit in [Figure 61](#) uses a transformer with a 1:2- $\Omega$  ratio to convert the signal from single-ended to differential, and also to match the differential impedance. The transformer also adds a signal gain of approximately 3 dB to the system with some insertion loss depending on the chosen transformer.

#### 10.2.1.2.2 Output Impedance Matching

For the circuit in [Figure 61](#), the output impedance is matched to a 150- $\Omega$  characteristic impedance filter to maximize the performance of the LMH2832. On the amplifier output side, the output impedance is matched to 150  $\Omega$  by including a 65- $\Omega$  series resistor on each output. Combined with the internal 10- $\Omega$  resistors on each output, the total differential impedance becomes 150  $\Omega$ . The ADS54J40 has an input impedance of approximately 600  $\Omega$  that is reduced to 150  $\Omega$  by using two 5- $\Omega$  series input resistors in parallel with two 100- $\Omega$  series resistors. The 5- $\Omega$  series resistors are included to isolate the input capacitance of the ADC so that the response of the filter is not affected. With both the amplifier and ADC impedances matched, any transmission line effects of the connection are minimized.

If the ADC is physically located close enough to the amplifier, a matched impedance may not be needed; see [Driving Low Insertion-Loss Filters](#) section for more information on driving non-matched filters.

#### 10.2.1.2.3 Voltage Headroom Considerations

Because of the series resistors included on both the amplifier outputs and ADC inputs, the amplifier must drive a voltage that is significantly higher than the ADC full-scale input. For the circuit in [Figure 61](#), the ADS54J40 full-scale input voltage is 1.9  $V_{PP}$ , so the required voltage at the amplifier output pins is 3.6  $V_{PP}$ . This voltage is less than the specified output voltage of 5  $V_{PP}$  for the LMH2832, thus system performance is not limited. If the required output voltage is higher than what the amplifier can support, then the matched resistance value can be reduced. However, this reduction can have performance implications because more current output is required from the amplifier.

The input voltage swing can be larger than the output voltage swing because the LMH2832 can operate as an attenuator. To maintain the full-scale voltage of the ADS54J40 input in this application, the amplifier cannot attenuate more than 1 dB from input to output; otherwise, the maximum input voltage swing is exceeded. If the amplifier must be operated with more attenuation, then the output voltage must be reduced.

### 10.2.1.3 Application Curve





Figure 62. Amplifier Dual Channel Isolation Presented to ADC Interface

### 10.2.2 IQ Receiver

The LMH2832 is a dual-channel device; therefore, the device has excellent gain and phase matching between channels A and B. This matching makes the LMH2832 an excellent choice for systems that require two matched channels (such as an IQ demodulation receiver), as shown in Figure 63. For an IQ system, both the gain and phase must match for the real and imaginary channel. When using two single-channel amplifiers, the matching characteristics are subject to process lot and packaging variations for two individual devices, and there is often no way to make sure that the amplifiers match without testing each amplifier. However, the dual-channel architecture of the LMH2832 allows for much tighter gain and phase matching with minimal crosstalk effects. For more matching information, see the [Electrical Characteristics](#) table.



Copyright © 2016, Texas Instruments Incorporated

Figure 63. IQ Receiver Block Diagram

## 10.3 Do's and Don'ts

### 10.3.1 Do:

- Include a thermal analysis at the beginning of the project
- Use well-terminated transmission lines for all signals
- Maintain symmetrical input and output trace layouts
- Use solid metal layers for the power supplies
- Keep signal lines as straight as possible

### 10.3.2 Don't:

- Use a lower power-supply voltage than necessary
- Forget about the common-mode response of filters and transmission lines
- Rout digital line traces close to the analog signals and supply line traces

## 11 Power Supply Recommendations

The LMH2832 is designed to be used with a single supply with a range of 4.75 V to 5.25 V. The ideal supply voltage is a 5.0-V total single-ended supply. If the supply is reduced to the minimum voltage, then the maximum input and output voltage range is reduced by 0.25 V.

### 11.1 Split Supplies

Ideally, the LMH2832 uses a single-ended, 5-V supply, but the device can be operated on a split supply if necessary. However, the digital logic is referenced to the GND pins, meaning that the logic reference shifts with the GND supply if connected to a negative voltage and must be accounted for in the logic connections. In general, the LMH2832 is not suggested to be operated with a split-supply configuration.

### 11.2 Supply Decoupling

Power-supply decoupling is critical to high-frequency performance. Onboard bypass capacitors are used on the LMH2832EVM; however, the most important component of the supply bypassing is provided by the printed circuit board (PCB). As illustrated in [Figure 64](#), there are multiple vias connecting the LMH2832 power planes to the power-supply traces. These vias connect the internal power planes to the LMH2832. Both  $V_{CC}$  and GND must be connected to the internal power planes with several square centimeters of continuous plane in the immediate vicinity of the amplifier. The capacitance between these power planes provides the bulk of the high-frequency bypassing for the LMH2832.

## 12 Layout

### 12.1 Layout Guidelines


With a small bandwidth greater than 1 GHz, layout for the LMH2832 is critical and nothing can be neglected. In order to simplify board design, the LMH2832 has on-chip resistors that reduce the affect of off-chip capacitance. For this reason, make sure that the ground layer below the LMH2832 is not cut. The recommendation to not cut the ground plane under the amplifier input and output pins is different than many other high-speed amplifiers, but the reason is that parasitic inductance is more harmful to the LMH2832 performance than parasitic capacitance. By leaving the ground layer under the device intact, parasitic inductance of the output and power traces is minimized. The DUT portion of the evaluation board layout is shown in [Figure 64](#).

The EVM uses long-edge capacitors for the decoupling capacitors, which reduces series resistance and increases the resonant frequency. Vias are also placed to the power planes before the bypass capacitors. Although not evident in the top layer, two vias are used at the capacitor in addition to the two vias underneath the device.

The output-matching resistors are 0402 size and are placed very close to the amplifier output pins, which reduces both parasitic inductance and capacitance. The use of 0603 output-matching resistors produces a measurable decrease in bandwidth.

When the signal is on a 50-Ω or 75-Ω controlled impedance transmission line, the layout then becomes much less critical. The transition from the 50-Ω or 75-Ω transmission line to the amplifier pins is the most critical area.

### 12.2 Layout Example



**Figure 64. Layout Example**

## 13 器件和文档支持

### 13.1 器件支持

#### 13.1.1 器件命名规则




图 65. 器件标识信息

### 13.2 文档支持

#### 13.2.1 相关文档

相关文档请参见以下部分：

- 数据表《[ADS54J40 双通道 14 位 1.0GSPS 模数转换器](#)》（文献编号：SBAS714）
- 数据表《[LMH3401 7GHz 超宽带、固定增益、全差分放大器](#)》（文献编号：SBOS695）
- 数据表《[LMH5401 8GHz 低噪声、低功耗、全差分放大器](#)》（文献编号：SBOS710）
- 数据表《[LMH6521 高性能双路 DVGA](#)》（文献编号：SNOSB47）
- 数据表《[LMH3404 双通道 7GHz 低噪声、低功耗全差分放大器](#)》（文献编号：SBOS739）
- 数据表《[LMH3402 双路可选增益 7GHz 低噪声、低功耗全差分放大器](#)》（文献编号：SBOS744）
- 用户指南《[LMH2832EVM-50 评估模块](#)》（文献编号：SLOU454）
- 用户指南《[LMH2832EVM-75 评估模块](#)》（文献编号：SLOU438）
- 《[LMH2832 TINA-TI 参考设计](#)》（文献编号：SBOMA21）
- 《[LMH2832 TINA-TI Spice 模型](#)》（文献编号：SBOMA22）

### 13.3 接收文档更新通知

如需接收文档更新通知，请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 13.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.5 商标

E2E is a trademark of Texas Instruments.  
Keysight Technologies is a trademark of Keysight Technologies.  
SPI is a trademark of Motorola Mobility LLC.  
All other trademarks are the property of their respective owners.

## 13.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 13.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LMH2832IRHAR</a>	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	LMH2832 IRHA
LMH2832IRHAR.A	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	LMH2832 IRHA
LMH2832IRHARG4	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	LMH2832 IRHA
LMH2832IRHARG4.A	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	LMH2832 IRHA
<a href="#">LMH2832IRHAT</a>	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	LMH2832 IRHA
LMH2832IRHAT.A	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	LMH2832 IRHA

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH2832IRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMH2832IRHARG4	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMH2832IRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH2832IRHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
LMH2832IRHARG4	VQFN	RHA	40	2500	367.0	367.0	38.0
LMH2832IRHAT	VQFN	RHA	40	250	210.0	185.0	35.0

## GENERIC PACKAGE VIEW


**RHA 40**



**VQFN - 1 mm max height**

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.





## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RHA0040H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:12X



SOLDER MASK DETAILS

4219055/B 08/22/2019


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# RHA0040H

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



## SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:  
70% PRINTED SOLDER COVERAGE BY AREA  
SCALE:15X

4219055/B 08/22/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司