







LMG1205

ZHCSG61B - MARCH 2017 - REVISED APRIL 2023

# LMG1205 具有集成自举二极管的 100V、1.2A 至 5A 半桥 GaN 驱动器

## 1 特性

- 独立的高边和低边 TTL 逻辑输入
- 1.2A 峰值拉电流,5A 灌电流
- 高边浮动偏置电压轨 工作电压高达 100VDC
- 内部自举电源电压钳位
- 分离输出实现可调的 导通/关断强度
- 0.6Ω 下拉电阻, 2.1Ω 上拉电阻
- 快速传播时间(典型值为35ns)
- 出色的传播延迟匹配 (典型值为 1.5ns)
- 电源轨欠压锁定
- 低功耗

#### 2 应用

- 电流馈入型推挽式转换器
- 半桥和全桥转换器
- 同步降压转换器
- 双开关正激式转换器
- 有源钳位正激式转换器

## 3 说明


LMG1205 设计用于驱动采用同步降压、升压或半桥配 置的高边和低边增强模式氮化镓 (GaN) FET。此器件 具有一个集成于内部的 100V 自举二极管,还为高边和 低边输出分别提供了独立的输入,可实现最大程度的灵 活控制。高边偏置电压采用自举技术生成,内部钳位为 5V,可防止栅极电压超过增强模式 GaN FET 的最大栅 源电压额定值。LMG1205 的输入与 TTL 逻辑兼容,并 且无论 VDD 电压如何,都能够承受高达 14V 的输入电 压。LMG1205 具有分离栅输出,可独立灵活地调节导 通和关断强度。

此外, LMG1205 具有强劲的灌电流能力, 可使栅极保 持低电平状态,从而防止开关操作期间发生意外导通。 LMG1205 的工作频率可高达数 MHz。LMG1205 采用 12 引脚 DSBGA 封装,具有紧凑的外形尺寸和超小的 封装电感。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
11111111111111111111111111111111111111	<b>17</b> /20	四极八寸(柳柳區)
LMG1205	DSBGA (12)	2.00mm x 2.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



Copyright © 2017, Texas Instruments Incorporated

简化版应用示意图



# **Table of Contents**

2 应用18 Application and Implementation13 说明18.1 Application Information14 Revision History28.2 Typical Application15 Pin Configuration and Functions39 Power Supply Recommendations16 Specifications410 Layout1	1 特性	1	7.4 Device Functional Modes	12
3 说明			8 Application and Implementation	13
4 Revision History			8.1 Application Information	13
5 Pin Configuration and Functions 3 9 Power Supply Recommendations 10 Layout			8.2 Typical Application	13
6 Specifications4 10 Layout			9 Power Supply Recommendations	17
			10 Layout	18
	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	18
6.2 ESD Ratings			10.2 Layout Examples	18
6.3 Recommended Operating Conditions	•		11 Device and Documentation Support	19
6.4 Thermal Information4 11.1 Device Support1			11.1 Device Support	19
6.5 Flectrical Characteristics 6 11.2 Documentation Support				
6.6 Switching Characteristics			11.3 接收文档更新通知	19
6.7 Typical Characteristics	•			
7 Detailed Description			11.5 Trademarks	19
7.1 Overview			11.6 静电放电警告	19
7.2 Functional Block Diagram	7.2 Functional Block Diagram	11		
7.3 Feature Description11				

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (February 2018) to Revision B (April 2023)	Page
<ul> <li>将数据表标题从 80V 更改为 100V</li> </ul>	1
• Added clamping circuit delay time and functional explanation to 节 7.3.3	12
• Changed equation in 节 8.2.2.2	14
Changes from Revision * (March 2017) to Revision A (February 2018)	Page
• 更改了数据表标题	1

Product Folder Links: LMG1205



# **5 Pin Configuration and Functions**




图 5-1. YFX Package 12-Pin DSBGA Top View

表 5-1. Pin Functions

F	PIN	TVDE (2)	DESCRIPTION		
NUMBER	NAME	TYPE (2)	DESCRIPTION		
A1	LOL	0	Low-side gate driver sink-current output: connect to the gate of the low-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnoff speed.		
A2	VSS	G	Ground return: all signals are referenced to this ground.		
A3, C4 <sup>(1)</sup>	VDD	Р	5-V positive gate drive supply: locally decouple to VSS using low ESR/ESL capacitor located as close as possible to the IC.		
A4	LI	ı	Low-side driver control input. The LMG1205 inputs have TTL type thresholds. Unused inputs must be tied to ground and not left open.		
B1	LOH	0	ow-side gate driver source-current output: connect to the gate of low-side GaN FET whort, low inductance path. A gate resistor can be used to adjust the turnon speed.		
B4	н	ı	High-side driver control input. The LMG1205 inputs have TTL type thresholds. Unused inputs must be tied to ground and not left open.		
C1, D4 <sup>(1)</sup>	HS	Р	High-side GaN FET source connection: connect to the bootstrap capacitor negative terminal and the source of the high-side GaN FET.		
D1	HOL	0	High-side gate driver turnoff output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnoff speed.		
D2	нон	0	High-side gate driver turnon output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnon speed.		
D3	НВ	Р	High-side gate driver bootstrap rail: connect the positive terminal of the bootstrap capacitor to HB and the negative terminal to HS. The bootstrap capacitor must be placed as close as possible to the IC.		

<sup>(1)</sup> A3 and C4, C1 and D4 are internally connected

<sup>(2)</sup> I = Input, O = Output, G = Ground, P = Power



## 6 Specifications

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
VDD to VSS	- 0.3	7	V
HB to HS	- 0.3	7	V
LI or HI input	- 0.3	15	V
LOH, LOL output	- 0.3	VDD +0.3	V
HOH, HOL output	V <sub>HS</sub> - 0.3	V <sub>HB</sub> +0.3	V
HS to VSS	- 5	93	V
HS to VSS (2)	- 5	100	V
HB to VSS	0	100	V
HB to VSS <sup>(2)</sup>	0	107	V
Operating junction temperature		150	°C
Storage temperature, T <sub>stg</sub>	- 55	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	:SD) Electrostatic disc	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(E</sub>	(SD) Liectiostatic disc	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	]

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
VDD	4.5	5.5	V
LI or HI input	0	14	V
HS	- 5	90	V
НВ	V <sub>HS</sub> + 4	V <sub>HS</sub> + 5.5	V
HS slew rate		50	V/ns
Operating junction temperature	- 40	125	°C

#### 6.4 Thermal Information

		LMG1205	
	THERMAL METRIC <sup>(1)</sup>	YFX (DSBGA)	UNIT
		12 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	76.8	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	0.6	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	12.0	°C/W
ΨJT	Junction-to-top characterization parameter	1.6	°C/W

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

Device can withstand 1000 pulses up to the value indicated in the table of 100-ms duration and less than 1% duty cycle over its lifetime.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.4 Thermal Information (continued)

THERMAL METRIC <sup>(1)</sup>	LMG1205	
THERMAL METRIC <sup>(1)</sup>	YFX (DSBGA)	UNIT
	12 PINS	
$\psi_{{\sf JB}}$ Junction-to-board characterization parameter	12.0	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **6.5 Electrical Characteristics**

Specifications are  $T_J$  = 25°C. Unless otherwise specified:  $V_{DD}$  =  $V_{HB}$  = 5 V,  $V_{SS}$  =  $V_{HS}$  = 0 V. No load on LOL and HOL or HOH and HOL<sup>(1)</sup>.

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENTS		1				
	VDD avisor and avenue	LI = HI = 0 V, V <sub>DD</sub> = V <sub>HB</sub> =	T <sub>J</sub> = 25°C		0.09		А
I <sub>DD</sub>	VDD quiescent current	4 V	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			0.12	mA
	VDD an austin a summert	£ - 500 M I-	T <sub>J</sub> = 25°C		2		A
I <sub>DDO</sub>	VDD operating current	f = 500 kHz	T <sub>J</sub> = -40°C to 125°C			3	mA
	Total UP quippoent current	LI = HI = 0 V, V <sub>DD</sub> = V <sub>HB</sub> =	T <sub>J</sub> = 25°C		0.10		mΛ
I <sub>HB</sub>	Total HB quiescent current	4 V	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			0.12	mA
	Total UP approxing surrent	f = 500 kHz	T <sub>J</sub> = 25°C		1.5		mΛ
Інво	Total HB operating current	1 – 500 KHZ	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			2.5	mA
	LIP to VSS quiescent current	HS = HB = 80 V	T <sub>J</sub> = 25°C		0.1		^
I <sub>HBS</sub>	HB to VSS quiescent current	ПЗ – ПВ – 60 V	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			8	μA
l	HR to VSS operating current	f = 500 kHz	T <sub>J</sub> = 25°C		0.4		mA
I <sub>HBSO</sub>	HB to VSS operating current	1 – 500 KHZ	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			1	IIIA
INPUT	PINS					1	
V <sub>IR</sub>	Input voltage threshold	Rising edge	T <sub>J</sub> = 25°C		2.06		V
V IR	Input voltage threshold		$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	1.89		2.18	
V <sub>IF</sub>	Input voltage threshold	Falling edge	T <sub>J</sub> = 25°C		1.66		V
V IF	input voitage tilleshold	railing edge	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	1.48		1.76	V
V <sub>IHYS</sub>	Input voltage hysteresis				400		mV
Rı	Input pulldown resistance	T <sub>J</sub> = 25°C			200		kΩ
ΙΝ	input pulidown resistance	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		100		300	K22
UNDE	RVOLTAGE PROTECTION			·			
\/	VDD rising threshold	T <sub>J</sub> = 25°C			3.8		V
$V_{DDR}$	Tising theshold	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C$		3.2		4.5	V
$V_{DDH}$	VDD threshold hysteresis				0.2		V
$V_{HBR}$	HB rising threshold	T <sub>J</sub> = 25°C			3.2		V
* HBR	TID Horing till contoid	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C$		2.5		3.9	v
$V_{HBH}$	HB threshold hysteresis				0.2		V
воот	STRAP DIODE AND CLAMP						
V <sub>D</sub> ,	Low-current forward voltage	I <sub>VDD-HB</sub> = 100 μA	T <sub>J</sub> = 25°C		0.45		V
* DL		TVDD-HB TOO EXT	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			0.65	•
$V_{DH}$	High-current forward voltage	I <sub>VDD-HB</sub> = 100 mA	T <sub>J</sub> = 25°C		0.9		V
√ DH	riigir ourront forward voltage	יאחח-אף יסט ווויע	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			1	V
$R_D$	Dynamic resistance	I <sub>VDD-HB</sub> = 100 mA	T <sub>J</sub> = 25°C		1.85		Ω
· <b>'</b> U	5 j. latillo toolotatioo	ADD-HR 100 HIV	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			3.6	22
	HB-HS clamp regulation voltage		T <sub>J</sub> = 25°C		5		V
	TID-110 Gamp regulation voltage		$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	4.5		5.25	V

# **6.5 Electrical Characteristics (continued)**

Specifications are  $T_J$  = 25°C. Unless otherwise specified:  $V_{DD}$  =  $V_{HB}$  = 5 V,  $V_{SS}$  =  $V_{HS}$  = 0 V. No load on LOL and HOL or HOH and HOL<sup>(1)</sup>.

		-				
	PARAMETER	TEST CO	NDITIONS	MIN TYP	MAX	UNIT
LOW-	and HIGH-SIDE GATE DRIVER					
\/	Law level output voltage	-   - 100 mA	T <sub>J</sub> = 25°C	0.00	3	V
V <sub>OL</sub>	Low-level output voltage	$I_{HOL} = I_{LOL} = 100 \text{ mA}$	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		0.1	V
	High-level output voltage		T <sub>J</sub> = 25°C	0.2	l	
V <sub>OH</sub>	$V_{OH} = VDD - LOH$ or $V_{OH} = HB - HOH$	I <sub>HOH</sub> = I <sub>LOH</sub> = 100 mA	T <sub>J</sub> = -40°C to 125°C		0.31	V
I <sub>OHL</sub>	Peak source current	HOH, LOH = 0 V		1.2	2	Α
I <sub>OLL</sub>	Peak sink current	HOL, LOL = 5 V		į	5	Α

#### **6.6 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
t <sub>LPHL</sub>	LO turnoff propagation delay	LI falling to LOL falling	T <sub>J</sub> = 25°C		33.5		
			T <sub>J</sub> = -40°C to 125°C			50	ns
t <sub>LPLH</sub>	LO turnon propagation delay	LI rising to LOH rising	T <sub>J</sub> = 25°C		35		
			$T_J = -40^{\circ}\text{C to}$ 125°C			50	ns
t <sub>HPHL</sub>	HO turnoff propagation delay	HI falling to HOL falling	T <sub>J</sub> = 25°C		33.5		
			T <sub>J</sub> = -40°C to 125°C			50	ns
t <sub>HPLH</sub>	HO turnon propagation delay	HI rising to HOH rising	T <sub>J</sub> = 25°C		35		
			T <sub>J</sub> = -40°C to 125°C			50	ns o
t <sub>MON</sub>	Delay matching	T <sub>J</sub> = 25°C			1.5		
	LO on and HO off	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$				8	ns
t <sub>MOFF</sub>	Delay matching	T <sub>J</sub> = 25°C			1.5		ns
	LO off and HO on	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$				8	115
t <sub>HRC</sub>	HO rise time (0.5 V - 4.5 V)	C <sub>L</sub> = 1000 pF			7		ns
t <sub>LRC</sub>	LO rise time (0.5 V - 4.5 V)	C <sub>L</sub> = 1000 pF			7		ns
t <sub>HFC</sub>	HO fall time (0.5 V - 4.5 V)	C <sub>L</sub> = 1000 pF			3.5		ns
t <sub>LFC</sub>	LO fall time (0.5 V - 4.5 V)	C <sub>L</sub> = 1000 pF			3.5		ns
t <sub>PW</sub>	Minimum input pulse width that changes the output				10		ns
t <sub>BS</sub>	Bootstrap diode reverse recovery time	I <sub>F</sub> = 100 mA, I <sub>R</sub> = 100 mA			40		ns

<sup>(1)</sup> Parameters that show only a typical value are ensured by design and may not be tested in production.







图 6-1. Timing Diagram


# **6.7 Typical Characteristics**



English Data Sheet: SNOSD37




# **6.7 Typical Characteristics (continued)**





## 6.7 Typical Characteristics (continued)



English Data Sheet: SNOSD37


## 7 Detailed Description

#### 7.1 Overview

The LMG1205 is a high frequency high- and low- side gate driver for enhancement mode Gallium Nitride (GaN) FETs in a synchronous buck, boost, or half-bridge configuration. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5 V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The LMG1205 has split-gate outputs with strong sink capability, providing flexibility to adjust the turnon and turnoff strength independently.

The LMG1205 can operate up to several MHz, and is available in a 12-pin DSBGA package that offers a compact footprint and minimized package inductance.

#### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 Input and Output

The input pins of the LMG1205 are independently controlled with TTL input thresholds and can withstand voltages up to 12 V regardless of the VDD voltage. This allows the inputs to be directly connected to the outputs of an analog PWM controller with up to 12-V power supply, eliminating the need for a buffer stage.

The output pulldown and pullup resistance of LMG1205 is optimized for enhancement mode GaN FETs to achieve high frequency and efficient operation. The 0.6- $\Omega$  pulldown resistance provides a robust low impedance turnoff path necessary to eliminate undesired turnon induced by high dv/dt or high di/dt. The 2.1- $\Omega$  pullup resistance helps reduce the ringing and over-shoot of the switch node voltage. The split outputs of the LMG1205 offers flexibility to adjust the turnon and turnoff speed by independently adding additional impedance in either the turnon path and/or the turnoff path.

If the input signal for either of the two channels, HI or LI, is not used, the control pin must be tied to either VDD or VSS. These inputs must not be left floating.

#### 7.3.2 Start-up and UVLO

The LMG1205 has an undervoltage lockout (UVLO) on both the VDD and bootstrap supplies. When the VDD voltage is below the threshold voltage of 3.8 V, both the HI and LI inputs are ignored, to prevent the GaN FETs from being partially turned on. Also, if there is insufficient VDD voltage, the UVLO actively pulls the LOL and HOL low. When the VDD voltage is above its UVLO threshold, but the HB to HS bootstrap voltage is below the UVLO threshold of 3.2 V, only HOL is pulled low. Both UVLO threshold voltages have 200 mV of hysteresis to avoid chattering.

表 7-1. VDD UVLO Feature Logic Operation

CONDITION (V <sub>HB-HS</sub> > V <sub>HBR</sub> for all cases below)	HI	LI	НО	LO
V <sub>DD</sub> - V <sub>SS</sub> < V <sub>DDR</sub> during device start-up	Н	L	L	L
V <sub>DD</sub> - V <sub>SS</sub> < V <sub>DDR</sub> during device start-up	L	Н	L	L
V <sub>DD</sub> - V <sub>SS</sub> < V <sub>DDR</sub> during device start-up	Н	Н	L	L
V <sub>DD</sub> - V <sub>SS</sub> < V <sub>DDR</sub> during device start-up	L	L	L	L
V <sub>DD</sub> - V <sub>SS</sub> < V <sub>DDR</sub> - V <sub>DDH</sub> after device start-up	Н	L	L	L
V <sub>DD</sub> - V <sub>SS</sub> < V <sub>DDR</sub> - V <sub>DDH</sub> after device start-up	L	Н	L	L
V <sub>DD</sub> - V <sub>SS</sub> < V <sub>DDR</sub> - V <sub>DDH</sub> after device start-up	Н	Н	L	L
V <sub>DD</sub> - V <sub>SS</sub> < V <sub>DDR</sub> - V <sub>DDH</sub> after device start-up	L	L	L	L

表 7-2. V<sub>HB-HS</sub> UVLO Feature Logic Operation

CONDITION (V <sub>DD</sub> > V <sub>DDR</sub> for all cases below)	н	LI	НО	LO
V <sub>HB-HS</sub> < V <sub>HBR</sub> during device start-up	Н	L	L	L
V <sub>HB-HS</sub> < V <sub>HBR</sub> during device start-up	L	Н	L	Н
V <sub>HB-HS</sub> < V <sub>HBR</sub> during device start-up	Н	Н	L	Н
V <sub>HB-HS</sub> < V <sub>HBR</sub> during device start-up	L	L	L	L
V <sub>HB-HS</sub> < V <sub>HBR</sub> - V <sub>HBH</sub> after device start-up	Н	L	L	L
V <sub>HB-HS</sub> < V <sub>HBR</sub> - V <sub>HBH</sub> after device start-up	L	Н	L	Н
V <sub>HB-HS</sub> < V <sub>HBR</sub> - V <sub>HBH</sub> after device start-up	Н	Н	L	Н
V <sub>HB-HS</sub> < V <sub>HBR</sub> - V <sub>HBH</sub> after device start-up	L	L	L	L

#### 7.3.3 HS Negative Voltage and Bootstrap Supply Voltage Clamping

Due to the intrinsic nature of enhancement mode GaN FETs, the source-to-drain voltage of the bottom switch is usually higher than a diode forward voltage drop when the gate is pulled low. This causes negative voltage on HS pin. Moreover, this negative voltage transient may become even more pronounced due to the effects of board layout and device drain/source parasitic inductances. With high-side driver using the floating bootstrap configuration, negative HS voltage can lead to an excessive bootstrap voltage, which can damage the high-side GaN FET. The LMG1205 solves this problem with an internal clamping circuit that prevents the bootstrap voltage from exceeding 5 V typical. The clamping circuit works by opening an internal switch in series with the internal bootstrap diode when the bootstrap voltage exceeds the threshold, preventing further charging. The clamping circuit has a delay of about 270 ns between the threshold being exceeded and charging being stopped. In addition, the clamping circuit is bypassed if an external bootstrap diode is used.

#### 7.3.4 Level Shift

The level-shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output, which is referenced to the HS pin and provides excellent delay matching with the low-side driver. Typical delay matching between LO and HO is around 1.5 ns.

#### 7.4 Device Functional Modes

表 7-3 shows the device truth table.

表 7-3. Truth Table

HI	LI	нон	HOL	LOH	LOL
L	L	Open	L	Open	L
L	Н	Open	L	Н	Open
Н	L	Н	Open	Open	L
Н	Н	Н	Open	Н	Open

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 8.1 Application Information


To operate GaN transistors at very high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the GaN transistor. Also, gate drivers are indispensable when the outputs of the PWM controller do not meet the voltage or current levels needed to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal, which cannot effectively turn on a power switch. A level-shift circuit is needed to boost the 3.3 V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses.

Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also address other needs such as minimizing the effect of high-frequency switching noise (by placing the high-current driver IC physically close to the power switch), driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

The LMG1205 is a MHz high- and low-side gate driver for enhancement mode GaN FETs in a synchronous buck, boost, or half-bridge configuration. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5 V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The LMG1205 has split-gate outputs with strong sink capability, providing flexibility to adjust the turnon and turnoff strength independently.

#### 8.2 Typical Application

The circuit in 图 8-1 shows a synchronous buck converter to evaluate LMG1205. Detailed synchronous buck converter specifications are listed in 节 8.2.1. Optimization of he power loop (loop impedance from VIN capacitor to PGND) is critical to the performance of the design. Having a high power loop inductance causes significant ringing in the SW node and also causes an associated power loss. For more information, please refer to 节 11.2.1.



Copyright © 2017, Texas Instruments Incorporated

图 8-1. Application Circuit

Product Folder Links: LMG1205

#### 8.2.1 Design Requirements

When designing a synchronous buck converter application that incorporates the LMG1205 gate driver and GaN power FETs, some design considerations must be evaluated first to make the most appropriate selection. Among these considerations are the input voltages, passive components, operating frequency, and controller selection.  $\frac{1}{2}$  8-1 shows some sample values for a typical application. See  $\frac{1}{7}$  9,  $\frac{1}{7}$  10, and  $\frac{1}{7}$  8.2.2.3 for other key design considerations for the LMG1205.

表 8-1. Design Parameters

PARAMETER	SAMPLE VALUE
Half-bridge input supply voltage, V <sub>IN</sub>	48 V
Output voltage, V <sub>OUT</sub>	12 V
Output current	8 A
Dead time	8 ns
Inductor	4.7 µH
Switching frequency	1 MHz

#### 8.2.2 Detailed Design Procedure

This procedure outlines the design considerations of LMG1205 in a synchronous buck converter with enhancement mode GaN FET. For additional design help, see 节 11.2.1.

#### 8.2.2.1 VDD Bypass Capacitor

The VDD bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with 方程式 1.

$$C_{VDD} > \frac{Q_{gH} + Q_{gL} + Q_{rr}}{\Delta V}$$
(1)

where

- Q<sub>qH</sub> and Q<sub>qL</sub> are gate charge of the high-side and low-side transistors, respectively
- Q<sub>rr</sub> is the reverse recovery charge of the bootstrap diode, which is typically around 4nC
- $\triangle V$  is the maximum allowable voltage drop across the bypass capacitor

TI recommends a  $0.1 - \mu F$  or larger value, good-quality ceramic capacitor. The bypass capacitor must be placed as close as possible to the device pins to minimize the parasitic inductance.

#### 8.2.2.2 Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side switch, DC bias power for HB undervoltage lockout circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with 方程式 2.

$$C_{BST} > \frac{Q_{gH} + (I_{HB} + I_{GSS}) \times T_{ON} + Q_{rr}}{\Delta V}$$
 (2)

where

- I<sub>HB</sub> is the quiescent current of the high-side driver
- · Ton is the maximum on-time period of the high-side transistor
- · IGSS is the gate leakage current of the high-side transistor

A good-quality ceramic capacitor must be used for the bootstrap capacitor. TI recommends placing the bootstrap capacitor as close as possible to the HB and HS pins.

#### 8.2.2.3 Power Dissipation

The power consumption of the driver is an important measure that determines the maximum achievable operating frequency of the driver. It must be kept below the maximum power dissipation limit of the package at the operating temperature. The total power dissipation of the LMG1205 is the sum of the gate driver losses and the bootstrap diode power loss.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated as


$$P = (C_{LoadH} + C_{LoadL}) \times V_{DD}^{2} \times f_{SW}$$
(3)

where

C<sub>LoadH</sub> and C<sub>LoadL</sub> are the high-side and the low-side capacitive loads, respectively
 It can also be calculated with the total input gate charge of the high-side and the low-side transistors as

$$P = (Q_{gH} + Q_{gL}) \times V_{DD} \times f_{SW}$$
(4)

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. 8-2 shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equations. 8-2 can be used to approximate the power losses due to the gate drivers.




Gate driver power dissipation (LO+HO), VDD = 5 V

#### 图 8-2. Neglecting Bootstrap Diode Losses

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages  $(V_{IN})$  to the half bridge also result in higher reverse recovery losses.


8-3 and 8-4 show the forward bias power loss and the reverse bias power loss of the bootstrap diode respectively. The plots are generated based on calculations and lab measurements of the diode reverse time and current under several operating conditions. 8-3 and 8-4 can be used to predict the bootstrap diode power loss under different operating conditions.



The sum of the driver loss and the bootstrap diode loss is the total power loss of the IC. For a given ambient temperature, the maximum allowable power loss of the IC can be defined as 方程式 5.


$$P = \frac{(T_J - T_A)}{\theta_{JA}} \tag{5}$$

#### 8.2.3 Application Curves



Conditions: Input Voltage = 48 V DC, Load Current = 5
ATraces: Top Trace: Gate of Low-Side eGaN FET, Volt/div = 2
V Bottom Trace: LI of LMG1205, Volt/div = 5 V Bandwidth Limit
= 600 MHz Horizontal Resolution = 0.2 µs/div

图 8-5. Low-Side Driver Input and Output



Conditions: Input Voltage = 48 V DC, Load Current = 10
ATraces: Trace: Switch-Node Voltage, Volts/div = 20 V
Bandwidth Limit = 600 MHz Horizontal Resolution = 50 ns/div

图 8-6. Switch-Node Voltage

# 9 Power Supply Recommendations

The recommended bias supply voltage range for LMG1205 is from 4.5 V to 5.5 V. The lower end of this range is governed by the internal UVLO protection feature of the VDD supply circuit. TI recommends keeping proper margin to allow for transient voltage spikes while not violating the LMG1205 absolute maximum VDD voltage rating and the GaN transistor gate breakdown voltage limit.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the VDD voltage drops, the device continues to operate in normal mode as far as the voltage drop does not exceeds the hysteresis specification, VDDH. If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 4.5-V range, the voltage ripple on the VDD power supply output must be smaller than the hysteresis specification of LMG1205 UVLO to avoid triggering device shutdown.

A local bypass capacitor must be placed between the VDD and VSS pins. This capacitor must be located as close as possible to the device. TI recommends a low-ESR, ceramic, surface-mount capacitor. TI also recommends using 2 capacitors across VDD and GND: a 100-nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220 nF to 10  $\mu$  F, for IC bias requirements.

## 10 Layout

## 10.1 Layout Guidelines

Small gate capacitance and Miller capacitance enable enhancement mode GaN FETs to operate with fast switching speed. The induced high dv/dt and di/dt, coupled with a low gate threshold voltage and limited headroom of enhancement mode GaN FETs gate voltage, make the circuit layout crucial to the optimum performance. Following are some recommendations:

- The first priority in designing the layout of the driver is to confine the high peak currents that charge and discharge the GaN FETs gate into a minimal physical area. This decreases the loop inductance and minimize noise issues on the gate terminal of the GaN FETs. The GaN FETs must be placed close to the driver.
- 2. The second high current path includes the bootstrap capacitor, the local ground referenced VDD bypass capacitor and low-side GaN FET. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.
- 3. The parasitic inductance in series with the source of the high-side FET and the low-side FET can impose excessive negative voltage transients on the driver. TI recommends connecting the HS pin and VSS pin to the respective source of the high-side and low-side transistors with a short and low-inductance path.
- 4. The parasitic source inductance, along with the gate capacitor and the driver pull-down path, can form an LCR resonant tank, resulting in gate voltage oscillations. An optional resistor or ferrite bead can be used to damp the ringing.
- 5. Low ESR/ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak current being drawn from VDD during turnon of the FETs. Keeping bullet #1 (minimized GaN FETs gate driver loop) as the first priority, it is also desirable to place the VDD decoupling capacitor and the HB to HS bootstrap capacitor on the same side of the PC board as the driver. The inductance of vias can impose excessive ringing on the IC pins.
- 6. To prevent excessive ringing on the input power bus, good decoupling practices are required by placing low-ESR ceramic capacitors adjacent to the GaN FETs.

图 10-1 and 图 10-2 show recommended layout patterns for the LMG1205. Two cases are considered: (1) without any gate resistors, and (2) with an optional turnon gate resistor. Note that 0402 surface mount package is assumed for the passive components in the drawings. For information on DSBGA package assembly, refer to 节 11.2.1.

#### 10.2 Layout Examples




图 10-1. Layout Example Without Gate Resistors




图 10-2. Layout Example with HOH and LOH Gate Resistors

# 11 Device and Documentation Support

# 11.1 Device Support

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- AN-1112 DSBGA Wafer Level Chip Scale Package
- Using the LMG1205HBEVM GaN Half-Bridge EVM

#### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this datasheet, refer to the left-hand navigation.

Product Folder Links: LMG1205

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMG1205YFXR	Active	Production	DSBGA (YFX)   12	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1205
LMG1205YFXR.A	Active	Production	DSBGA (YFX)   12	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1205
LMG1205YFXT	Active	Production	DSBGA (YFX)   12	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1205
LMG1205YFXT.A	Active	Production	DSBGA (YFX)   12	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1205

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Oct-2024

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMG1205YFXR	DSBGA	YFX	12	3000	178.0	8.4	1.85	2.01	0.76	4.0	8.0	Q1
LMG1205YFXT	DSBGA	YFX	12	250	178.0	8.4	1.85	2.01	0.76	4.0	8.0	Q1

www.ti.com 26-Oct-2024




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMG1205YFXR	DSBGA	YFX	12	3000	208.0	191.0	35.0
LMG1205YFXT	DSBGA	YFX	12	250	208.0	191.0	35.0



DIE SIZE BALL GRID ARRAY




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司