

SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

The LMC6022 is a CMOS dual operational amplifier

which can operate from either a single supply or dual

supplies. Its performance features include an input

common-mode range that reaches V⁻, low input bias

current, and voltage gain (into 100k and 5 k Ω loads)

that is equal to or better than widely accepted bipolar

equivalents, while the power supply requirement is

This chip is built with National's advanced Double-

See the LMC6024 datasheet for a CMOS quad

operational amplifier with these same features.

LMC6022 Low Power CMOS Dual Operational Amplifier

Check for Samples: LMC6022

DESCRIPTION

less than 0.5 mW.

Poly Silicon-Gate CMOS process.


FEATURES

- Specified for 100 k Ω and 5 k Ω Loads •
- High Voltage Gain: 120 dB
- Low Offset Voltage Drift: 2.5 µV/°C .
- Ultra Low Input Bias Current: 40 fA
- Input Common-Mode Range Includes V⁻
- Operating Range from +5V to +15V Supply
- Low Distortion: 0.01% at 1 kHz
- Slew Rate: 0.11 V/µs
- Micropower Operation: 0.5 mW

APPLICATIONS

- **High-Impedance Buffer or Preamplifier** •
- **Current-to-Voltage Converter**
- Long-Term Integrator
- Sample-and-Hold Circuit
- **Peak Detector**
- Medical Instrumentation
- **Industrial Controls**

Connection Diagram






Figure 2. LMC6022 Circuit Topology (Each Amplifier)

Ā

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

Copyright © 1994–2013, Texas Instruments Incorporated

LMC6022

SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Differential Input Voltage	±Supply Voltage
Supply Voltage (V ⁺ - V ⁻)	16V
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
ESD Tolerance ⁽²⁾	1000V
Voltage at Output/Input Pin	(V⁺) +0.3V, (V⁻) −0.3V
Current at Output Pin	±18 mA
Current at Power Supply Pin	35 mA
Power Dissipation	See ⁽³⁾
Current at Input Pin	±5 mA
Output Short Circuit to V ⁻	See ⁽⁴⁾
Output Short Circuit to V ⁺	See ⁽⁵⁾

(1) Absolute Maximum Ratings indicate limits beyond which damage to component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

(2) Human body model, 100 pF discharged through a 1.5 k Ω resistor.

(3) The maximum power dissipation is a function of T_{J(max)}, θ_{JA} and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(max)} - T_A)/θ_{JA}.
 (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or

(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

(5) Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.

OPERATING RATINGS

Temperature Range		−40°C ≤ T _J ≤ +85°C
Supply Voltage Range	4.75V to 15.5V	
Power Dissipation		See ⁽¹⁾
Thermal Resistance $(\theta_{JA})^{(2)}$	8-Pin SOIC	165°C/W

(1) For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$. (2) All numbers apply for packages soldered directly into a PC board.

DC ELECTRICAL CHARACTERISTICS

The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical ⁽¹⁾	LMC6022I Limit ⁽²⁾	Units
V _{OS}	Input Offset Voltage		1	9	mV
				11	max
$\Delta V_{OS} / \Delta T$	Input Offset Voltage Average Drift		2.5		μV/°C
I _B	Input Bias Current		0.04		рА
				200	max
I _{OS}	Input Offset Current		0.01		рА
				100	max
R _{IN}	Input Resistance		>1		TeraΩ

(1) Typical values represent the most likely parametric norm.

- (2) All limits are guaranteed by testing or correlation.
- 2 Submit Documentation Feedback



www.ti.com

DC ELECTRICAL CHARACTERISTICS (continued)

The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical ⁽¹⁾	LMC6022I Limit ⁽²⁾	Units
CMRR	Common Mode Rejection	$0V \le V_{CM} \le 12V$	83	63	dB
	Ratio	V ⁺ = 15V		61	min
+PSRR	Positive Power Supply	$5V \le V^+ \le 15V$	83	63	dB
	Rejection Ratio			61	min
-PSRR	Negative Power Supply	$0V \leq V^{-} \leq -10V$	94	74	dB
	Rejection Ratio			73	min
V _{CM}	Input Common-Mode	V ⁺ = 5V & 15V	-0.4	-0.1	V
	Voltage Range	For CMRR ≥ 50 dB		0	max
			V ⁺ - 1.9	V ⁺ - 2.3	V
				V ⁺ – 2.5	min
A _V	Large Signal Voltage Gain	$R_{\rm L} = 100 \ \rm k\Omega^{(3)}$	1000	200	V/mV
		Sinking Sourcing		100	min
			500	90	V/mV
				40	min
		$R_{L} = 5 k\Omega^{(3)}$ Sourcing Sinking	1000	100	V/mV
				75	min
		Childing	250	50	V/mV
				20	min
Vo	Output Voltage Swing	$V^+ = 5V$	4.987	4.40	V
		$R_L = 100 \text{ k}\Omega \text{ to } 2.5 \text{V}$		4.43	min
			0.004	0.06	V
				0.09	max
		$V^+ = 5V$	4.940	4.20	V
		$R_L = 5 k\Omega$ to 2.5V		4.00	min
			0.040	0.25	V
				0.35	max
		V ⁺ = 15V	14.970	14.00	V
		$R_L = 100 \text{ k}\Omega \text{ to } 7.5 \text{V}$		13.90	min
			0.007	0.06	V
				0.09	max
		V ⁺ = 15V	14.840	13.70	V
		$R_L = 5 k\Omega$ to 7.5V		13.50	min
			0.110	0.32	V
				0.40	max

(3) $V^+ = 15V$, $V_{CM} = 7.5V$, and R_L connected to 7.5V. For Sourcing tests, $7.5V \le V_0 \le 11.5V$. For Sinking tests, $2.5V \le V_0 \le 7.5V$.

3



www.ti.com

DC ELECTRICAL CHARACTERISTICS (continued)

The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical ⁽¹⁾	LMC6022I Limit ⁽²⁾	Units
lo	Output Current	V ⁺ = 5V	22	13	mA
		Sourcing, $V_O = 0V$ Sinking, $V_O = 5V^{(4)}$		9	min
			21	13	mA
				9	min
		V ⁺ = 15V	40	23	mA
		Sourcing, $V_O = 0V$ Sinking, $V_O = 13V$ ⁽⁵⁾		15	min
			39	23	mA
				15	min
I _S	Supply Current	Both Amplifiers	86	140	μA
		$V_{O} = 1.5V$		165	max

(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

(5) Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.

AC ELECTRICAL CHARACTERISTICS

The following specifications apply for V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V, and R_L = 1M unless other otherwise noted. **Boldface** limits apply at the temperature extremes; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical ⁽¹⁾	LMC6022I Limit ⁽²⁾	Units
SR	Slew Rate	See ⁽³⁾	0.11	0.05	V/µs
				0.03	min
GBW	Gain-Bandwidth Product		0.35		MHz
φ _M	Phase Margin		50		Deg
G _M	Gain Margin		17		dB
	Amp-to-Amp Isolation	See ⁽⁴⁾	130		dB
e _n	Input-Referred Voltage Noise	F = 1 kHz	42		nV/√Hz
i _n	Input-Referred Current Noise	F = 1 kHz	0.0002		pA/√Hz

(1) Typical values represent the most likely parametric norm.

(2) All limits are guaranteed by testing or correlation.

(3) V⁺ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.


(4) Input referred. V⁺ = 15V and $R_L = 100 \text{ k}\Omega$ connected to 7.5V. Each amp excited in turn with 1 kHz to produce V_O = 13 V_{PP}.





SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

TYPICAL PERFORMANCE CHARACTERISTICS


 $V_S = \pm 7.5V$, $T_A = 25^{\circ}C$ unless otherwise specified

















Output Characteristics Current Sinking







EXAS

NSTRUMENTS

www.ti.com



SNOS622D-NOVEMBER 1994-REVISED MARCH 2013









Figure 19.



Non-Inverting Slew Rate vs. Temperature




Large-Signal Pulse Non-Inverting Response (A_V = +1)





www.ti.com

TYPICAL PERFORMANCE CHARACTERISTICS (continued)











Figure 23.





Note: Avoid resistive loads of less than 500 Ω , as they may cause instability.

Figure 24.



8



SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

APPLICATION HINTS

AMPLIFIER TOPOLOGY

The topology chosen for the LMC6022 is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via C_f and C_{ff}) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.




Figure 26. LMC6022 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps for load resistance of at least 5 k Ω . The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, when driving load resistance of 5 k Ω or less, the gain will be reduced as indicated in the Electrical Characteristics. The op amp can drive load resistance as low as 500 Ω without instability.

COMPENSATING INPUT CAPACITANCE

Refer to the LMC660 or LMC662 datasheets to determine whether or not a feedback capacitor will be necessary for compensation and what the value of that capacitor would be.

CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC6022 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the TYPICAL PERFORMANCE CHARACTERISTICS.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. The addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




Figure 27. Rx, Cx Improve Capacitive Load Tolerance



www.ti.com

Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (Figure 28). Typically a pull up resistor conducting 50 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).




Figure 28. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6022, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6022's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 29. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6022's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 30a, Figure 30b, Figure 30c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 30d.





Figure 29. Example of Guard Ring in P.C. Board Layout (Using the LMC6024)




LMC6022

www.ti.com









SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

(b) Non-Inverting Amplifier Guard Ring Connections




(d) Howland Current Pump Guard Ring Connections





The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 31.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Figure 31. Air Wiring

BIAS CURRENT TESTING

The test method of Figure 32 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$I^{-} = \frac{dV_{OUT}}{dt} \times C2$$

(1)



www.ti.com

(2)




Figure 32. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I^- , the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.


Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$I^+ = rac{dV_{OUT}}{dt} imes$$
 (C1 + C_x)

where C_x is the stray capacitance at the + input.


Typical Single-Supply Applications

 $(V + = 5.0 V_{DC})$



Note: A 5V bias on the photodiode can cut its capacitance by a factor of 2 or 3, leading to improved response and lower noise. However, this bias on the photodiode will cause photodiode leakage (also known as its dark current).

Figure 33. Photodiode Current-to-Voltage Converter



(Upper limit of output range dictated by input common-mode range; lower limit dictated by minimum current requirement of LM385.)

Figure 34. Micropower Current Source





Figure 35. Low-Leakage Sample-and-Hold



SNOS622D-NOVEMBER 1994-REVISED MARCH 2013




If R1 = R5, R3 = R6, and R4 = R7; Then $\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$

Then VIN

 $\therefore A_V \approx 100$ for circuit shown

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.

Figure 36. Instrumentation Amplifier



Oscillator frequency is determined by R1, R2, C1, and C2: $f_{OSC} = 1/2\pi RC$

where R = R1 = R2 and C = C1 = C2.


This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.5V.

Figure 37. Sine-Wave Oscillator




SNOS622D-NOVEMBER 1994-REVISED MARCH 2013

 $(V + = 5.0 V_{DC})$








f_O = 10 Hz Q = 2.1 Gain = -8.8

Figure 40. 10 Hz Bandpass Filter










Figure 41. 10 Hz High-Pass Filter (2 dB Dip)





Figure 42. 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



 $(V + = 5.0 V_{DC})$

SNOS622D-NOVEMBER 1994-REVISED MARCH 2013





Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV), referred to V_{BIAS} .

Figure 43. High Gain Amplifier with Offset Voltage Reduction

REVISION HISTORY

Cł	nanges from Revision C (March 2013) to Revision D	Page
•	Changed layout of National Data Sheet to TI format	15



www.ti.com

Copyright © 1994–2013, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
LMC6022IM/NOPB	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMC60 22IM
LMC6022IM/NOPB.A	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMC60 22IM
LMC6022IM/NOPB.B	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMC60 22IM
LMC6022IMX/NOPB	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMC60 22IM
LMC6022IMX/NOPB.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMC60 22IM
LMC6022IMX/NOPB.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMC60 22IM

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



PACKAGE OPTION ADDENDUM

23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6022IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC6022IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMC6022IM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMC6022IM/NOPB.A	D	SOIC	8	95	495	8	4064	3.05
LMC6022IM/NOPB.B	D	SOIC	8	95	495	8	4064	3.05

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated