









LM74930-Q1 ZHCSQT8 - OCTOBER 2023

# LM74930-Q1 具有断路器、过压保护和故障输出功能的汽车类理想二极管浪涌 抑制器

# 1 特性

- 符合面向汽车应用的 AEC-Q100 标准
  - 器件温度等级 1:
    - 40°C 至 +125°C 环境工作温度范围
- 4V 至 65V 输入范围
- 反向输入保护低至 65V
- 在共源极配置下,可驱动外部背对背 N 沟道 **MOSFET**
- 10.5mV 阳极至阴极正向压降调节下,理想二极管 正常运行
- 低反向检测阈值 (-10.5mV), 具有快速 DGATE 关 断响应 (0.5µs)
- 18mA 峰值栅极 (DGATE) 导通电流
- 2.6A 峰值 DGATE 关断电流
- 可调过流和短路保护
- 精度为 10% 的模拟电流监视器输出 (IMON)
- 可调节过压和欠压保护
- 2.5 μ A 低关断电流(EN = 低电平)
- MODE 引脚可允许双向电流(MODE = 低电平)
- 采用合适的 TVS 二极管,符合汽车 ISO7637 瞬态
- 采用节省空间的 24 引脚 VQFN 封装

#### 2 应用

- 12V/24V 汽车反向电池保护
- 工业运输
- 冗余电源 ORing

# VBAT 12-V or 24-V With 200-V Unsuppressed Load Dump Cı CAP HGATE OUT A DGATE sw v\_ext T FLT LM74930 ΕN MODE Ст

具有 200V 负载突降保护功能的理想二极管


#### 3 说明

LM74930-Q1 理想二极管控制器可驱动和控制外部背 对背 N 沟道 MOSFET,从而模拟理想二极管整流器和 电源路径开/关控制,并提供过流和过压保护功能。4 V 至 65V 的宽输入电源电压可保护和控制 12V 和 24V 汽 车类电池供电的 ECU。该器件可承受并保护负载免受 低至 -65V 的负电源电压的影响。集成的高侧栅极控 制 (HGATE) 可驱动电源路径中的第一个 MOSFET。 该器件使用 HGATE 控制功能在发生过流、过压和欠压 事件时允许负载断开(开/关控制),同时理想二极管 控制器 (DGATE) 可驱动第二个 MOSFET 来代替肖特 基二极管,从而通过阻止反向电流从输出端流到输入端 来实现输入反极性保护和输出电压保持。该器件具有集 成的电流检测放大器,通过断路器功能提供可调节的过 流和短路保护。该器件具有可调节过压和欠压保护功 能,可防止电源瞬变。LM74930-Q1 有一个 MODE 引 脚可用于选择性地启用或禁用反向电流阻断功能。

# 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
LM74930-Q1	RGE (VQFN, 24)	4.0mm × 4.0mm

- (1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- (2)封装尺寸(长×宽)为标称值,并包括引脚(如适用)。



未抑制的负载突降 200V - 输出钳位



# **Table of Contents**

1 特性	1	7.3 Feature Description	15
2 应用		8 Applications and Implementation	24
		8.1 Application Information	24
4 Revision History		8.2 Typical Application: 200-V Unsuppressed Load	
5 Pin Configuration and Functions		Dump Protection Application	24
6 Specifications		8.3 Best Design Practices	30
6.1 Absolute Maximum Ratings		8.4 Power Supply Recommendations	31
6.2 ESD Ratings		8.5 Layout	<mark>33</mark>
6.3 Recommended Operating Conditions		9 Device and Documentation Support	34
6.4 Thermal Information		9.1 接收文档更新通知	34
6.5 Electrical Characteristics		9.2 支持资源	34
6.6 Switching Characteristics		9.3 Trademarks	34
6.7 Typical Characteristics		9.4 静电放电警告	34
7 Detailed Description		9.5 术语表	
7.1 Overview		10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	34
G			

# **4 Revision History**

DATE	REVISION	NOTES
October 2023	*	Initial release.



# **5 Pin Configuration and Functions**




图 5-1. VQFN 24-Pin RGE Transparent Top View

表 5-1. Pin Functions

	PIN			
NAME	LM74930-Q1	TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	RGE-24 (VQFN)			
DGATE	1	0	Diode Controller Gate Drive Output. Connect to the GATE of the external ideal diode MOSFET.	
A	2	1	Anode of the ideal diode. Connect to the source of the external ideal diode MOSFET.	
SW	3	I	Voltage sensing disconnect switch terminal. A and SW are internally connected through a switch. Use SW as the top connection of the resistor ladder to measure voltage at the common source node. When EN is pulled low, the switch is OFF. If the internal disconnect switch between A and SW is not used then SW pin can be left floating.	
UVLO	4	I	Adjustable undervoltage threshold input. Connect a resistor ladder across VIN to UVLO terminal to GND. When the voltage at UVLO goes below the undervoltage cut-off threshold then the HGATE is pulled low turning OFF the HSFET. HGATE turns ON when the sense voltage goes above the UVLO falling threshold. When not used UVLO should be tied to VS or EN pin.	
OV	5	I	Adjustable overvoltage threshold input. Connect a resistor ladder across VIN/VOUT to OV terminal. When the voltage at OVP exceeds the overvoltage cut-off threshold then the HGATE is pulled low turning OFF the HSFET. HGATE turns ON when the sense voltage goes below the OVP falling threshold. When not used OV should be tied to ground.	
EN	6	I	EN Input. Connect to VS pin for always ON operation. Can be driven externally from a micro controller I/O. Pulling this pin low below $V_{(ENF)}$ makes the device enter into low lq shutdown mode.	



# 表 5-1. Pin Functions (续)

PIN			
NAME LM74930-Q1 RGE-24 (VQFN)		TYPE <sup>(1)</sup>	DESCRIPTION
MODE	7	ı	MODE input to disable reverse current blocking function of DGATE.  MODE pin can be driven from the microcontroller. When pulled low device disables reverse current blocking feature (DGATE).  When not used, MODE pin can be pulled to EN or VS.
N.C	8	_	No Connection. Keep this pin floating.
TMR	9	_	Fault timer input. A capacitor across TMR pin to GND sets the times for fault warning, fault turn-off (FLT), and retry periods. Leave it open for fastest setting. Connect TMR to GND to disable overcurrent protection.
IMON	10	0	Analog current monitor output. This pin sources a scaled down ratio of current through the external current sense resistor R <sub>SENSE</sub> . A resistor from this pin to GND converts current to proportional voltage. If unused, leave this pin floating.
ILIM	11	_	Overcurrent detection setting. A resistor across ILIM to GND sets the overcurrent comparator threshold. Connect ILIM to GND if overcurrent protection feature is not desired.
FLT	12	0	Open drain fault output. FLT pin is pulled low in case of undervoltage, overvoltage, overcurrent and short circuit event.
GND	13	G	Connect to the system ground plane
HGATE	14	0	GATE driver output for the HSFET. Connect to the GATE of the external load switch MOSFET.
OUT	15	1	Connect to the common source rail (external load switch MOSFET source)
OVCLAMP	16	I	Connect this pin to OV pin for overvoltage clamp with circuit breaker (timer) functionality. Connect this pin to ground when not used.
N.C	17	_	No Connection. Keep this pin floating.
ISCP	18	I	Short-circuit detection threshold setting. When ISCP is connected to C, device sets an internal fix threshold of 20 mV for output short circuit detection.
CS-	19	I	Current sense negative input.
CS+	20	I	Current sense positive input. Connect a 50- $\Omega$ resistor across CS+ to the external current sense resistor.
N.C	21	_	No Connection. Keep this pin floating.
vs	22	Р	Input power supply to the IC. Connect a 100-nF capacitor across VS and GND pin.
CAP	23	0	Internal charge pump output. Connect a 100-nF capacitor across CAP and VS pin.
С	24	I	Cathode of the ideal diode. Connect to the drain of the external ideal diode MOSFET.
RTN	Thermal pad	_	Leave exposed pad floating. Do Not connect to GND plane.

<sup>(1)</sup> I = input, O = output, I/O = input and output, P = power, G = Ground



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

	emperature range (annece enterwise neces)	MIN	MAX	UNIT
	A to GND	- 65	70	
	C, VS, CS+, CS - , ISCP to GND	- 1	70	
	SW, EN, MODE, UVLO, OV, OVCLAMP to GND, V <sub>(A)</sub> > 0 V	- 0.3	70	V
	OUT, EN, MODE, UVLO, OV, OVCLAMP to GND, $V_{(A)} \le 0 \text{ V}$	V <sub>(A)</sub>	$(70 + V_{(A)})$	V
	SW, V <sub>(A)</sub> ≤ 0 V	V <sub>(A)</sub>	$(0.3 + V_{(A)})$	
Input pins	RTN to GND	- 65	0.3	
	I <sub>SW</sub> ,I <sub>FLT</sub>	- 1	10	mA
	TMR, ILIM	- 0.3	5.5	V
	I <sub>EN,</sub> I <sub>MODE</sub> , I <sub>OV,</sub> I <sub>OVCLAMP</sub> , I <sub>UVLO</sub> V <sub>(A)</sub> > 0 V	- 1		mA
	$I_{\text{EN}}, I_{\text{MODE}}, I_{\text{OV}}, I_{\text{OVCLAMP}}, I_{\text{UVLO}}, V_{(A)} \leqslant 0 \text{ V}$	Internally limited		
	ISCP, CS+ to CS -	- 0.3	0.3	V
	OUT to VS	- 65	16.5	V
	CAP to VS	- 0.3	15	
	CAP to A, OUT	- 0.3	85	
Output pins	DGATE to A	- 0.3	15	
	FLT to GND	- 1	70	V
	IMON	- 0.3	5.5	
	HGATE to OUT	- 0.3	15	
Output to input pins	C to A	- 5	85	
Operating junction temperature, T <sub>j</sub> <sup>(2)</sup>	Operating junction temperature, T <sub>j</sub>	- 40	150	°C
Storage temperature, T <sub>stg</sub>		- 40	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per AEC level 2	Q100-002 <sup>(1)</sup> HBM ESD classification	±2000	
V <sub>(ESD)</sub>	Charged device model (CDM), per AEC Q100-011, CDM ESD	Corner pins (DGATE, EN, MODE, FLT, GND, ISCP, CS - , C)	±750	V
	classification level C4B	Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.



# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
	A to GND	- 60	65	V
Input pins	VS, SW, CS+, CS - , ISCP to GND	0	65	V
	EN,UVLO, OV, MODE to GND	0	65	V
External capacitance	CAP to VS, VS to GND	0.1		μF
External MOSFET max VGS rating	DGATE to A and HGATE to OUT	15		V
Tj	Operating Junction temperature <sup>(2)</sup>	- 40	150	°C

<sup>(1)</sup> Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

# **6.4 Thermal Information**

		LM74930-Q1	
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	UNIT
		24 PINS	
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	44	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	38.3	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	21.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.8	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	21.3	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	5.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

 $T_J$  =  $-40^{\circ}$ C to +125 $^{\circ}$ C; typical values at  $T_J$  = 25 $^{\circ}$ C,  $V_{(A)}$  =  $V_{(OUT)}$  =  $V_{(VS)}$  = 12 V,  $V_{(AC)}$  = 20 mV,  $V_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN/UVLO)}$  = 2 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLT	AGE		<u> </u>		'	
V <sub>(VS)</sub>	Operating input voltage		4		65	V
V <sub>(VS_PORR)</sub>	VS POR threshold, rising		2.4	2.6	2.9	V
V <sub>(VS_PORF)</sub>	VS POR threshold, falling		2.2	2.1	2.7	V
I <sub>(SHDN)</sub>	Shutdown current, I <sub>(GND)</sub>	V <sub>(EN)</sub> = 0 V		2.5	5	μA
$I_{(Q)}$	Total system quiescent current, I <sub>(GND)</sub>	V <sub>(EN)</sub> = 2 V		665	780	μΑ
1	I <sub>(A)</sub> leakage current during reverse polarity,	OV CV CEV	- 100	- 35	65 2.9 2.7 5	μΑ
I(REV)	I <sub>(OUT)</sub> leakage current during reverse polarity	-0 V ≤ V <sub>(A)</sub> ≤ - 65 V	- 1	- 0.3		μA
ENABLE			'		'	
V <sub>(ENR)</sub>	Enable threshold voltage for low Iq shutdown, rising			0.8	1.05	V
V <sub>(ENF)</sub>	Enable falling threshold voltage for low lq shutdown		0.41	0.7		V
I <sub>(EN/UVLO)</sub>		$0 \text{ V} \leqslant V_{(EN)} \leqslant 65 \text{ V}$		55	200	nA
MODE	'		'		<u> </u>	

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.



# 6.5 Electrical Characteristics (续)

 $T_J$  =  $-40^{\circ}$ C to +125°C; typical values at  $T_J$  = 25°C,  $V_{(A)}$  =  $V_{(OUT)}$  =  $V_{(VS)}$  = 12 V,  $V_{(AC)}$  = 20 mV,  $V_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN/UVLO)}$  = 2 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(MODEF)</sub>	MODE falling threshold voltage		0.41	0.7		V
V <sub>(MODER)</sub>	MODE threshold, rising			8.0	1.05	V
I <sub>(MODE)</sub>	MODE input leakage current			100	160	nA
UNDERVOLTAGE	LOCKOUT COMPARATOR				'	
V <sub>(UVLOR)</sub>	UVLO threshold voltage, rising		0.585	0.6	0.63	V
V <sub>(UVLOF)</sub>	UVLO threshold voltage, falling		0.533	0.55	0.573	V
I <sub>(UVLO)</sub>		0 V ≤ V <sub>(UVLO)</sub> ≤ 5 V		50	200	nA
OVERVOLTAGE P	ROTECTION AND BATTERY SENSING	INPUT				
R <sub>(SW)</sub>	Battery sensing disconnect switch resistance		10	19.5	46	Ω
V <sub>(OVR)</sub>	Overvoltage threshold input, rising		0.585	0.6	0.63	٧
V <sub>(OVF)</sub>	Overvoltage threshold input, falling		0.533	0.55	0.573	V
I <sub>(OV)</sub>	OV Input leakage current	0 V ≤ V <sub>(OV)</sub> ≤ 5 V		50	200	nA
V <sub>(OVCLAMPR)</sub>	OVCLAMP threshold input, rising	, ,	0.57	0.59	0.61	V
V <sub>(OVCLAMPF)</sub>	OVCLAMP threshold input, falling		0.435	0.45	0.475	V
I <sub>(OVCLAMP)</sub>	OVCLAMP Input leakage current	0 V ≤ V <sub>(OV)</sub> ≤ 5 V		53	200	nA
CURRENT SENSE	AMPLIFIER	(64)				
V <sub>(OFFSET)</sub>	Input referred offset	$R_{SET}$ = 50 $\Omega$ $R_{IMON}$ = 5 k $\Omega$ (corresponds to VSNS = 6 mV to 30 mV)	- 2.1		2.1	mV
$V_{(GE\_SET)}$	V <sub>SNS</sub> to V <sub>IMON</sub> scaling	$R_{SET}$ = 50 $\Omega$ $R_{IMON}$ = 5 k $\Omega$ (corresponds to VSNS = 6 mV to 30 mV)	82	90	97	
	OCP comparator rising threshold		1.08	1.22V	1.32	V
$V_{(SNS\_TH)}$	OCP comparator falling threshold		1.02	1.15	1.25	V
I <sub>SCP</sub>	SCP input bias current		9.5	11	12	μA
V <sub>(HV_SCP)</sub>	HV SCP comparator threshold	V <sub>CS</sub> - > 3V	17.4	20	22	mV
V <sub>(HV_SCP)</sub>	HV SCP comparator threshold	$R_{ISCP} = 1k\Omega$		31		mV
IMON Accuracy	Current monitor output accuracy	$V_{SENSE} = 20 \text{ mV}, R_{IMON} = 5 \text{k}\Omega$	- 12.5		12.5	%
V <sub>(LV_SCP)</sub>	LV SCP comparator threshold	V <sub>CS</sub> - < 3V	16.5	20	24	mV
FAULT	1	1	1			
R(FLT)	FLT pull-down resistance		10	22	60	Ω
I_FLT	FLT input leakage current		- 100		400	nA
DELAY TIMER	1	ı				
I <sub>(TMR SRC OCP)</sub>	TMR source current during overcurrent		65	85	97	μA
I(TMR_SRC_OVCLAMP	TMR source current during overvoltage clamp		4.5	5.5	6.6	μA
I <sub>(TMR SRC FLT)</sub>	TMR source current		1.94	2.97	3.5	μA
I <sub>(TMR_SNK)</sub>	TMR sink current		2	2.7	3.15	μA
V <sub>(TMR_OC)</sub>	Voltage at TMR pin for ILIM shut off		1.1	1.2	1.4	V
V <sub>(TMR_FLT)</sub>	Voltage at TMR pin for FLT trigger		1.04	1.1	1.2	V
V <sub>(TMR_LOW)</sub>	Voltage at TMR pin for auto-retry counter falling threshold		0.1	0.2	0.3	V
N <sub>(A_R_Count)</sub>	Number of auto-retry cycles			32		
( ioount)	, ,					

Product Folder Links: LM74930-Q1



# 6.5 Electrical Characteristics (续)

 $T_J$  =  $-40^{\circ}$ C to +125 $^{\circ}$ C; typical values at  $T_J$  = 25 $^{\circ}$ C,  $V_{(A)}$  =  $V_{(OUT)}$  =  $V_{(VS)}$  = 12 V,  $V_{(AC)}$  = 20 mV,  $V_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN/UVLO)}$  = 2 V, over operating free-air temperature range (unless otherwise noted)

·	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARGE PUMP						
I <sub>(CAP)</sub>	Charge pump source current	$V_{(CAP)}$ - $V_{(A)}$ = 7 V, 6 V $\leq$ $V_{(S)}$ $\leq$ 65	1.3	2.7		mA
VCAP - VS	Charge pump turn-on voltage		11	12.2	13.2 14.1 7.9 6.6 2.7 2.45 13.7 - 5 200 14	V
VCAP - VS	Charge pump turn-off voltage		11.9	13.2	14.1	V
V <sub>(CAP UVLO)</sub>	Charge pump UVLO voltage threshold, rising		5.4	6.6	7.9	V
V(CAP UVLO)	Charge pump UVLO voltage threshold, falling		4.4	5.5	6.6	V
IDEAL DIODE					,	
V <sub>(A_PORR)</sub>	V <sub>(A)</sub> POR threshold, rising		2.2	2.45	2.7	V
V <sub>(A_PORF)</sub>	V <sub>(A)</sub> POR threshold, falling		2	2.25	2.45	V
V <sub>(AC_REG)</sub>	Regulated forward V <sub>(A)</sub> - V <sub>(C)</sub> threshold		3.6	10.4	13.7	mV
V <sub>(AC_REV)</sub>	V <sub>(A)</sub> - V <sub>(C)</sub> threshold for fast reverse current blocking		- 16	- 10.5	- 5	mV
V <sub>(AC_FWD)</sub>	V <sub>(A)</sub> - V <sub>(C)</sub> threshold for reverse to forward transition		150	177	200	mV
\/ \/	Gate drive voltage	4 V < V <sub>(S)</sub> < 5 V	7			V
$V_{(DGATE)} - V_{(A)}$	Gate drive voltage	5 V < V <sub>(S)</sub> < 65 V	9.2	11.5	14	V
	Peak gate source current	$V_{(A)} - V_{(C)} = 300 \text{ mV}, V_{(DGATE)} - V_{(A)}$ = 1 V		18.5		mA
I <sub>(DGATE)</sub>	Peak gate sink current	V <sub>(A)</sub> - V <sub>(C)</sub> = -12 mV, V <sub>(DGATE)</sub> - V <sub>(A)</sub> = 11 V		2670		mA
	Regulation sink current	$V_{(A)} - V_{(C)} = 0 \text{ V, } V_{(DGATE)} - V_{(A)} = 11$	5	13.5		μΑ
I <sub>(C)</sub>	Cathode leakage Current	V <sub>(A)</sub> = -14 V, V <sub>(C)</sub> = 12 V		9.3	32	μA
HIGH SIDE CONTI	ROLLER					
V V.	Gate drive voltage	4 V < V <sub>(S)</sub> < 5 V	7			V
$V_{(HGATE)} - V_{(OUT)}$	Gate unive voltage	5 V < V <sub>(S)</sub> < 65 V	10	11.1	14.5	V
In a see	Source current		39	55	14.1 7.9 6.6 2.7 2.45 13.7 - 5 200 14 32	μΑ
I(HGATE)	Sink current		128	180		mA

# 6.6 Switching Characteristics

 $T_J$  =  $-40^{\circ}$ C to +125°C; typical values at  $T_J$  = 25°C,  $V_{(A)}$  =  $V_{(C)}$  =  $V_{(OUT)}$  =  $V_{(VS)}$  = 12V,  $V_{(AC)}$  = 20 mV,  $C_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN/UVLO)}$  = 2 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DGATE_OFF(dly)</sub>	DGATE turn-off delay during reverse voltage detection	$V_{(A)} - V_{(C)} = +30 \text{ mV to } -100 \text{ mV to}$ $V_{(DGATE - A)} < 1 \text{ V, } C_{(DGATE - A)} = 10 \text{ nF}$		0.5	0.95	μs
t <sub>DGATE_ON(dly)</sub>	DGATE turn-on delay during forward voltage detection	$V_{(A)} - V_{(C)} = -20 \text{ mV to } +700 \text{ mV to}$ $V_{(DGATE-A)} > 5 \text{ V, } C_{(DGATE-A)} = 10 \text{ nF}$		2	3.8	μs
t <sub>EN(dly)_DGATE</sub>	DGATE turn-on delay during enable	EN $\uparrow$ to V <sub>(DGATE-A)</sub> > 5 V, C <sub>(DGATE-A)</sub> = 10 nF		180	270	μs
t <sub>UVLO_OFF(deg)_</sub> HGA	HGATE turn-off de-glitch during UVLO	UVLO ↓ to HGATE ↓		5	7	μs
t <sub>UVLO_ON(deg)_</sub> HGAT	HGATE turn-on de-glitch during UVLO	UVLO ↑ to HGATE ↑		8.5		μs

Product Folder Links: LM74930-Q1




# 6.6 Switching Characteristics (续)

 $T_J$  =  $-40^{\circ}$ C to +125°C; typical values at  $T_J$  = 25°C,  $V_{(A)}$  =  $V_{(C)}$  =  $V_{(OUT)}$  =  $V_{(VS)}$  = 12V,  $V_{(AC)}$  = 20 mV,  $V_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN/UVLO)}$  = 2 V, over operating free-air temperature range (unless otherwise noted)

( ) = = = /	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>OVP_OFF(deg)_</sub> HGAT	HGATE turn-off de-glitch during OV	OV ↑ to HGATE ↓		4	7	μs
t <sub>OVP_ON(deg)_HGATE</sub>	HGATE turn-on de-glitch during OV	OV ↓ to HGATE ↑		9		μs
t <sub>SCP_DLY</sub>	Short circuit protection turn-off delay	$(V_{ISCP} - V_{CS-}) = 0$ mv to 100 mV HGATE $\downarrow$ , $C_{GS} = 4.7$ nF		3.5	5.5	μs
t <sub>SCP_DLY_START</sub>	Short circuit protection turn-off delay at start-up	V <sub>(VS)</sub> = 12 V, V <sub>(CS - )</sub> = 0 V		4	4.6	μs
tocp_tmr_dly	Overcurrent protection turn-off delay	$(V_{CS+} - V_{CS-}) \uparrow HGATE \downarrow , C_{TMR} = 50 pF$		35		μs
t <sub>OCP_TMR_DLY</sub>	Overcurrent protection turn-off delay	$(V_{CS+} - V_{CS-}) \uparrow HGATE \downarrow, C_{TMR} = 10 nF$		190		μs
t <sub>AUTO_RETRY_DLY</sub>	Over current / Short circuit protection auto retry delay	$(V_{CS+} - V_{CS-}) \uparrow HGATE \uparrow, C_{TMR} = 50 pF$		1.5		ms
t <sub>AUTO_RETRY_DLY</sub>	Overvoltage clamp timer delay	(VCS+ - VCS - ) † HGATE † , C <sub>TMR</sub> = 10 nF		230		ms
t <sub>FLT_ASSERT</sub>	Fault assert delay	$(V_{CS+} - V_{CS-}) \uparrow \overline{FLT} \downarrow$ , $C_{TMR} = 50$ pF		35		μs
t <sub>FLT_ASSERT_UV/OV</sub>	Fault assert delay during UVLO or OV			3		μs
t <sub>FLT_DE-ASSERT</sub>	Fault de-assert delay			4		μs
t <sub>MODE_ENTRY</sub>	No RCB mode entry delay			5		μs
t <sub>MODE_ENTRY</sub>	No RCB to RCB mode entry delay			6		μs




# 6.7 Typical Characteristics






# 6.7 Typical Characteristics (continued)





# 6.7 Typical Characteristics (continued)





# **6.7 Typical Characteristics (continued)**




图 6-19. HGATE Turn-OFF Delay During Output Short Circuit Condition




图 6-20. Current Monitor Output vs Sense Voltage (R<sub>IMON</sub> = 5 k  $\Omega$  , R<sub>SET</sub> = 50  $\Omega$  )



# 7 Detailed Description

#### 7.1 Overview

The LM74930-Q1 is an ideal diode controller with surge stopper functionality. The device can drive back-to-back external N-Channel MOSFETs connected in common source topology to realize low loss power path protection with short circuit, overcurrent with circuit breaker, overvoltage and undervoltage protection.


The wide input supply of 4 V to 65 V allows protection and control of 12-V and 24-V automotive battery powered ECUs. The device can withstand and protect the loads from negative supply voltages down to -65 V. With the first MOSFET in the power path the device allows load disconnect (ON and OFF control) using HGATE control. An integrated ideal diode controller (DGATE) drives a second MOSFET to replace a Schottky diode for reverse input protection and output voltage holdup. The device features an adjustable overvoltage protection feature. The LM74930-Q1 has a maximum input voltage rating of 65 V.

The device has integrated short-circuit and overcurrent protection with complete adjustability of thresholds and response time. The device offers adjustable overvoltage and undervoltage protection, providing robust load disconnect in case of voltage transient events. The fault pin FLT is pulled low in case overcurrent, short circuit, overvoltage or undervoltage fault condition is triggered.

LM74930-Q1 incorporates MODE pin to selectively enable or disable reverse current blocking functionality of ideal diode FET (Q2).

LM74930-Q1 features enable functionality. With the enable (EN) pin pulled low, the device enters into ultra low power mode by completely cutting off loads with typical current consumption of 2.5  $\,\mu$  A.

#### 7.2 Functional Block Diagram



7.3 Feature Description

#### 7.3.1 Charge Pump

The charge pump supplies the voltage necessary to drive the external N-channel MOSFET. An external charge pump capacitor is placed between CAP and VS pins to provide energy to turn on the external MOSFET. In order for the charge pump to supply current to the external capacitor, the EN pin voltage must be above the specified input high threshold. When enabled the charge pump sources a charging current of 2.7-mA typical. If EN pin is pulled low, then the charge pump remains disabled. To ensure that the external MOSFET can be driven above its specified threshold voltage, the CAP to VS voltage must be above the undervoltage lockout threshold, typically 6.6 V, before the internal gate driver is enabled. Use 方程式 1 to calculate the initial gate driver enable delay.

$$T_{DRV\_EN} = 175\mu s + C_{VCAP} \times \frac{V_{VCAP\_UVLOR}}{2.7 \text{ mA}}$$
 (1)

where

- C<sub>(CAP)</sub> is the charge pump capacitance connected across VS and CAP pins
- $V_{(CAP\_UVLOR)} = 6.6 \text{ V (typical)}$

To remove any chatter on the gate drive approximately 1 V of hysteresis is added to the VCAP undervoltage lockout. The charge pump remains enabled until the CAP to VS voltage reaches 13.2 V, typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until the CAP to VS voltage is below to 12.2 V typically at which point the charge pump is enabled. The voltage between CAP and VS continue to charge and discharge between 12.2 V and 13.2 V as shown in  $\boxed{8}$  7-1. By enabling and disabling the charge pump, the operating quiescent current of the LM74930-Q1 is reduced. When the charge pump is disabled it sinks 15  $\mu$ A.




图 7-1. Charge Pump Operation

15

# 7.3.2 Dual Gate Control (DGATE, HGATE)

The LM74930-Q1 feature two separate gate control and driver outputs i.e DGATE and HGATE to drive back to back N-channel MOSFETs in common source configuration.

#### 7.3.2.1 Load Disconnect Switch Control (HGATE, OUT)

HGATE and OUT comprises of Load disconnect switch control stage. Connect the Source of the external MOSFET to OUT and Gate to HGATE.

Before the HGATE driver is enabled, following conditions must be achieved:

- The EN pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at VS pin must be greater than VS POR Rising threshold.
- OV pin voltage must be lower than VOVR threshold and UVLO pin voltage must be higher than VUVLOR threshold.

If the above conditions are not achieved, then the HGATE pin is internally connected to the OUT pin, assuring that the external MOSFET is disabled.

For Inrush Current limiting, connect C<sub>dVdT</sub> capacitor and R<sub>G</sub> as shown in 图 7-2.




图 7-2. Inrush Current Limiting

The  $C_{dVdT}$  capacitor is required for slowing down the HGATE voltage ramp during power up for inrush current limiting. Use 方程式 2 to calculate  $C_{dVdT}$  capacitance value .

$$C_{\text{dVdT}} = C_{\text{OUT}} \times \frac{I_{\text{HGATE\_DRV}}}{I_{INRUSH}} \tag{2}$$

where  $I_{HATE\_DRV}$  is 55  $\mu$  A (typ),  $I_{INRUSH}$  is the inrush current and  $C_{OUT}$  is the output load capacitance. An extra resistor  $R_G$  in series with the  $C_{dVdT}$  capacitor improves the turn off time.

#### 7.3.2.2 Reverse Battery Protection (A, C, DGATE)

A, C, DGATE comprises of Ideal Diode stage. Connect the Source of the external MOSFET to A, Drain to C and Gate to DGATE. The LM74930-Q1 has integrated input reverse polarity protection down to -65 V.

Before the DGATE driver is enabled, following conditions must be achieved:

- The EN pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at A pin must be greater than VA POR Rising threshold.
- Voltage at VS pin must be greater than VS POR Rising threshold.

If the above conditions are not achieved, then the DGATE pin is internally connected to the A pin, assuring that the external MOSFET is disabled.

In LM74930-Q1 the voltage drop across the MOSFET is continuously monitored between the A and C pins, and the DGATE to A voltage is adjusted as needed to regulate the forward voltage drop at 10.5 mV (typ). This closed loop regulation scheme enables graceful turn off of the MOSFET during a reverse current event and ensures zero DC reverse current flow. This scheme ensures robust performance during slow input voltage ramp down tests. Along with the linear regulation amplifier scheme, the LM74930-Q1 also integrates a fast reverse voltage comparator. When the voltage drop across A and C reaches  $V_{(AC\_REV)}$  threshold then the DGATE goes low within 0.5-µs (typ). This fast reverse voltage comparator scheme ensures robust performance during fast input voltage ramp down tests such as input micro-shorts. The external MOSFET is turned ON back when the voltage across A and C hits  $V_{(AC\_FWD)}$  threshold within 2.8 µs (typ).

## 7.3.3 Overcurrent Protection (CS+, CS-, ILIM, IMON, TMR)

LM74930-Q1 has two level overcurrent protection. The device senses the voltage across the external current sense resistor through CS+ and CS $^-$ .

#### 7.3.4 Overcurrent Protection with Circuit Breaker (ILIM, TMR)

LM74930-Q1 provides programmable overcurrent threshold setting by means of resistor ( $R_{LIM}$ ) connected from  $I_{LIM}$  pin to GND.

$$R_{\text{ILIM}} = \frac{12 \times R_{SET}}{I_{IJM} \times R_{SENSE}} \tag{3}$$

where

- R<sub>SET</sub> is the resistor connected across CS+ and VS
- R<sub>SNS</sub> is the current sense resistor
- I<sub>I IM</sub> is the overcurrent level

The  $C_{TMR}$  programs the circuit breaker and auto-retry time. After the voltage across CS+ and CS - exceeds the set point, the  $C_{TMR}$  starts charging with 85- $\mu$ A pull up current. After the  $C_{TMR}$  charges to  $V_{TMR\_FLT}$ , FLT asserts low providing warning on impending FET turn OFF. After  $C_{TMR}$  charges to  $V_{TMR\_OC}$ , HGATE is pulled to OUT turning off the load disconnect FET. After this event, the auto-retry behavior starts. The  $C_{TMR}$  capacitor starts discharging with 2.7- $\mu$ A pull down current. After the voltage reaches VTMR\_Low level, the capacitor starts charging with 2.7- $\mu$ A pull up. After 32 charging/discharging cycles of  $C_{TMR}$ , the FET turns ON and FLT deasserts after de-assertion delay.

$$T_{OC} = 1.2 \times \frac{C_{TMR}}{82.3 \,\mu A}$$
 (4)

where

- T<sub>OC</sub> is the delay to turn OFF the FET
- C<sub>TMR</sub> is the capacitance across TMR to GND

The auto-retry time can be computed as

$$T_{RETRY} = 22.7 \times 10^6 \times C_{TMR} \tag{5}$$

If the overcurrent pulse duration is below  $T_{OC}$  then the FET remains ON and  $C_{TMR}$  gets discharged using internal pull down switch.

When not used, ILIM is connected to ground while TMR can be left floating.






图 7-3. LM74930-Q1 Auto Retry TIMER Functionality




图 7-4. Overcurrent Protection With Auto Retry Timing Diagram

If the overcurrent pulse duration is below T<sub>OC</sub> then the FET remains ON and C<sub>TMR</sub> gets discharged using internal pull down switch.

# 7.3.5 Overcurrent Protection With Latch-Off

With about a 100- $k\Omega$  resistor across  $C_{TMR}$  as shown in figure, overcurrent latch-off functionality can be achieved. With this resistor, during the charging cycle the voltage across  $C_{TMR}$  gets clamped to a level below  $V_{TMR\ OC}$ resulting in a latch-off behavior.

Product Folder Links: LM74930-Q1






图 7-5. LM74930-Q1 Overcurrent Protection With Latch Off

Toggle EN (below  $V_{ENF}$ ) or power cycle VS below  $VS_{PORF}$  to reset the latch. At low edge, the timer counter is reset and  $C_{TMR}$  is discharged.




图 7-6. Overcurrent Protection With Latch Timing Diagram

#### 7.3.6 Short-Circuit Protection (ISCP)

LM74930-Q1 offers fast response to output short circuit events with the short-circuit protection feature. After the voltage across ISCP and CS – exceeds the deafult threshold of 20-mV typical, HGATE is pulled to OUT within 3-  $\mu$ s protecting the load disconnect FET. FLT asserts low at the same time. Subsequent to this event, the charge/ discharge cycles of C<sub>TMR</sub> starts similar to the behavior post FET OFF event in circuit breaker operation.

Short circuit protection threshold can be increased using an external series resistor ( $R_{ISCP}$ ) from ISCP pin to current sense resistor. The shift in the short circuit protection threshold can be calculated using 方程式 6.



$$V_{SNS\ SCP} = 20 \text{mV} + (R_{ISCP} \times 11 \mu\text{A})$$

(6)

An additional deglitch filter consisting of  $R_{ISCP}$  and  $C_{ISCP}$  can be added from ISCP pin to CS – pin as shown in  $\boxed{8}$  7-7 to avoid any false short circuit trigger in case of fast automotive transients such as Input short interruptions (LV124, E-10), AC superimpose (LV124 E-06, ISO16750-2), ISO7637-2 Pulse 2A.




图 7-7. Short-Circuit Protection With Deglitch Filter

Short-circuit protection with latch off can also be achieved in the similar way as explained in the circuit breaker section.

#### 7.3.6.1 Device Wake-Up With Output Short-Circuit Condition

LM74930-Q1 uses a low voltage short-circuit comparator (LV\_SCP) to protect the system from output short-circuit condition during device power-up. When device is powering up with output short condition, low voltage comparator (LV\_SCP) compares the voltage drop across external current sense resistor (ISCP and CS- pins) against internal fixed internal threshold of 20 mV. If this voltage drop is more than LV\_SCP comparator short-circuit protection threshold then HGATE drive is disabled.

After the device is powered on, then device uses high voltage short-circuit protection comparator (HV\_SCP) as described in # 7.3.6.

# 7.3.7 Analog Current Monitor Output (IMON)

LM74930-Q1 features analog load current monitor output (IMON) with adjustable gain. LM74930-Q1 starts providing overcurrent protection with circuit breaker functionality and current monitoring information when device is powered up (VS > VS<sub>PORR</sub> and V<sub>CS-</sub> > 3 V). The resistor connected from IMON pin to ground sets the current monitor output voltage given by 方程式 7.

$$V_{\rm IMON} = \frac{0.9 \times V_{SENSE} \times R_{IMON}}{R_{SET}} \tag{7}$$




图 7-8. Analog Current Monitoring

#### 7.3.8 Overvoltage and Undervoltage Protection (OV, UVLO, OVCLAMP)

Connect a resistor ladder as shown in 🛭 7-9 for overvoltage and undervoltage threshold programming.




图 7-9. Programming Overvoltage Threshold and Battery Sensing



A disconnect switch is integrated between A and SW pin to monitor common source node voltage as well. This switch is turned OFF when EN pin is pulled low.

LM74930-Q1 also supports overvoltage clamp operation with circuit breaker (Timer)functionality. To enable device operation in overvoltage clamp with circuit breaker functionality, connect OVCLAMP pin to OV pin as shown in #none#. In case of overvoltage event, device clamps output voltage to threshold set by the external resistor divider  $R_3$ ,  $R_4$ . The TMR pin source current during overvoltage clamp with circuit breaker functionality is 5.5-  $\mu$  A typical. The circuit breaker time after which load disconnect switch is turned off can be calculated using  $\hbar$   $\pm$  8.

$$T_{OVC} = 1.2 \times \frac{C_{TMR}}{2.8 \, \mu A} \tag{8}$$

The rest of the device functionality in terms of auto-retry and latch off behavior of HGATE drive is same as described in overcurrent with circuit breaker section.




图 7-10. LM74930-Q1 Overvoltage Clamp With Circuit Breaker Functionality

The falling threshold of OVCLAMP comparator is kept lower than OV comparator to ensure no false timer reset when system is recovering from overvoltage event. As device does hysteretic output on/off control during overvoltage clamp operation it is recommonded to keep the minimum output voltage level during overvoltage clamp operation above OVCLAMP falling threshold. 方程式 9 shows the minimum output capacitor required to ensure no false timer resets during overvoltage clamp operation for given load current.

$$C_{OUT} > \frac{V_T \times C_{GATE\_EFF} \times I_{LOAD} \times R_4}{I_{HGATE\_DRV} \times (R_3 + R_4) \times (V_{OVF} - V_{OVCLAMPF})}$$
(9)

#### where

- V<sub>T</sub> is the MOSFET VGS threshold voltage
- $I_{HGATE\ DRV}$  is HGATE drive strength = 55  $\mu$  A (typical)
- C<sub>GATE EFF</sub> is effective gate capacitance as seen by HGATE pin (C<sub>GS</sub> + C<sub>dVdT</sub>)
- V<sub>OVE</sub> and V<sub>OVCLAMPE</sub> is a falling threshold of OV and OVCLAMP comparators respectively

#### 7.3.9 Disabling Reverse Current Blocking Functionality (MODE)

LM74930-Q1 incorporates MODE pin to selectively enable or disable reverse current blocking functionality of ideal diode FET. For applications which requires back-to-back MOSFET driver with input reverse polarity protection however reverse current blocking is not a must have function, reverse current blocking functionality can be disabled by pulling MODE pin to ground. All other protection features related to load disconnect functionality such as undervoltage, overvoltage and overcurrent protection remain unaffected.

When not used MODE pin can be pulled to VS or EN pin of the device.



#### 7.3.10 Device Functional Modes

#### 7.3.10.1 Low Quiescent Current Shutdown Mode (EN)

The enable pin allows for the LM74930-Q1 to be either enabled or disabled by an external signal. If the EN pin voltage is greater than the rising threshold, the gate driver and charge pump operates as described in Charge Pump section. If EN pin voltage is less than the input low threshold,  $V_{(ENF)}$ , the charge pump and both the gate drivers (DGATE and HGATE) are disabled placing the LM74930-Q1 in shutdown mode with ultra-low-current consumption of 2.5-  $\mu$  A. The EN pin can withstand a maximum voltage of 65 V. For always ON operation, connect EN pin to VS.

# 8 Applications and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

LM74930-Q1 controls two N-channel power MOSFETs with DGATE used to control ideal diode MOSFET to emulate an ideal diode and HGATE controlling second MOSFET for power path cut-off when disabled or during system fault conditions such as overcurrent, overvoltage or undervoltage event. HGATE controlled MOSFET can be used to clamp the output during overvoltage or load dump conditions. LM74930-Q1 can be placed into low quiescent current mode using EN, where both DGATE and HGATE are turned OFF.

The device has a separate supply input pin (VS). The charge pump is derived from this supply input. With the separate supply input provision and separate GATE control architecture, the LM74930-Q1 device offers flexibility in system design architectures and enables circuit design with various power path control topologies like common source, ORing and Power MUXing. With these various topologies, the system designers can design the front-end power system to meet various system design requirements.

#### 8.2 Typical Application: 200-V Unsuppressed Load Dump Protection Application

Independent gate drive topology of LM74930-Q1 enables to configure the device into unsuppressed load dump or surge protection along with input reverse battery protection. LM74930-Q1 configured in **common-source topology** to provide 200-V unsuppressed load dump protection with reverse battery protection is 8 - 1.




图 8-1. Typical Application Circuit: 200-V Unsuppressed Load Dump Protection with Reverse Battery
Protection

Copyright © 2023 Texas Instruments Incorporated

ZHCSQT8 - OCTOBER 2023

# 8.2.1 Design Requirements for 200-V Unsuppressed Load Dump Protection

表 8-1. Design Parameters - 24-V Unsuppressed Load Dump Protection

DESIGN PARAMETER	EXAMPLE VALUE				
Operating input voltage range	12-V/24-V battery, 200-V unsuppressed load lump				
Output power	45 W				
Output current range	3-A nominal, 5-A peak				
Input capacitance	0.1-μF minimum				
Output capacitance	0.1-μF minimum, 100-μF typical hold-up capacitance				
Overvoltage cut-off / clamp threshold	37.0 V				
Overcurrent limit	5 A				
Short-circuit limit	20 A				
Automotive transient immunity compliance	ISO 7637-2 and ISO 16750-2 including 200-V unsuppressed loa dump Pulse 5 A				

#### 8.2.2 Detailed Design Procedure

Load dump transients occurs on loads connected to the alternator when a discharged battery is disconnected from alternator while it is still generating charging current. Load dump amplitude and duration depends on alternator speed and field current into the rotor. The pulse shape and parameter are specified in ISO 7637-2 5A where a 200-V pulse lasts maximum 350 ms on 24-V battery system. Circuit topology and MOSFET ratings are important when designing a 200-V unsuppressed load dump protection circuit using LM74930-Q1. Dual gate drive enables LM74930-Q1 to be configured in common source topology in \( \bar{\bar{2}}\) 8-1 where MOSFET Q1 is used to turn off or clamp output voltage to acceptable safe level and protect the MOSFET Q2 and LM74930-Q1 from 200 V. Note that only the VS pin is exposed to 200 V through a 10-k  $\Omega$  resistor. A 60-V rated Zener diode is used to clamp and protect the VS pin. Rest of the circuit is not exposed to higher voltage as the MOSFET Q1 can either be turned off completely or output voltage clamped to safe level. MOSFET Q1 selection, input TVS selection and MOSFET Q2 selection for ISO 7637-2 and ISO 16750-2 compliance are discussed in this section.

## 8.2.2.1 VS Capacitance, Resistor R<sub>1</sub> and Zener Clamp (D<sub>7</sub>)

A minimum of 1-µF C<sub>VS</sub> capacitance is required. During input overvoltage transient, resistor RVS and Zener diode,  $D_Z$ , are used to protect VS pin from exceeding the maximum ratings by clamping  $V_{VS}$  to 60 V. Choosing  $R_{VS}$  = 10 k  $\Omega$  , the peak power dissipated in Zener diode  $\mathsf{D}_{\mathsf{Z}}$  can be calculated using 方程式 10 .

$$P_{DZ} = V_{DZ} \times \frac{V_{INMAX} - V_{DZ}}{R_{VS}}$$
 (10)

Where V<sub>DZ</sub> is the breakdown voltage of Zener diode. Select the Zener diode that can handle peak power requirement.

Peak power dissipated in resistor R1 can be calculated using 方程式 11.

$$P_{RVS} = \frac{\left(V_{INMAX} - V_{DZ}\right)^2}{R_{VS}} \tag{11}$$

Select a resistor package which can handle peak power and maximum DC voltage.

#### 8.2.2.2 Charge Pump Capacitance VCAP

Minimum required capacitance for charge pump VCAP is based on input capacitance of the MOSFET Q1, C<sub>ISS(MOSFET Q1)</sub> and input capacitance of Q2 C<sub>ISS(MOSFET Q2)</sub>.

Charge Pump VCAP: Minimum 0.1  $\mu$ F is required; recommended value of VCAP ( $\mu$ F)  $\geq$  10 x ( C<sub>ISS(MOSFET Q1)</sub> +  $C_{ISS(MOSFET Q2)}$ ) ( $\mu F$ )

Product Folder Links: LM74930-Q1

#### 8.2.2.3 Input and Output Capacitance

TI recommends a minimum input capacitance C<sub>IN</sub> of 0.1 µF and output capacitance C<sub>OUT</sub> of 0.1 µF.

#### 8.2.2.4 Overvoltage and Undervoltage Protection Component Selection

Resistors  $R_1$ ,  $R_2$  and  $R_3$ ,  $R_4$  connected from SW pin to ground is used to program the undervoltage and overvoltage threshold. The resistor values required for setting the undervoltage threshold ( $V_{OV}$  to 37.0 V) a are calculated by solving

$$V_{\text{UVLOF}} = V_{\text{UVSET}} \times \frac{R_2}{R_1 + R_2} \tag{12}$$

$$V_{OVR} = V_{OVSET} \times \frac{R_4}{R_3 + R_4} \tag{13}$$

For minimizing the input current drawn from the battery through resistors  $R_1$ ,  $R_2$ , and  $R_3$ ,  $R_4$ ; TI recommends to use higher value of resistance. Using high value resistors adds error in the calculations because the current through the resistors at higher value becomes comparable to the leakage current into the OV pin. Maximum leakage current into the UVLO and OV pin is 0.2  $\mu$ A and choosing total ladder resistor in 100k  $\Omega$  range ensures current through resistors is much higher than leakage through the OV pin.

Based on the device electrical characteristics,  $V_{UVLOF}$  is 0.55 V. Select  $R_1$  = 100 k  $\Omega$ . Solving 方程式 12 gives  $R_2$  = 11.5 k  $\Omega$ . Solving 方程式 13 with R3 selected as 100 k  $\Omega$  and  $V_{OVR}$  = 0.6 V gives  $R_4$  = 1.65 k  $\Omega$  as standard 1% resistor values closest to the calculated resistor values.

An optional capacitor  $C_{UV}$  can be placed in parallel with R2 on UVLO resistor ladder to filter out any fast undervoltage transients on battery lines to avoid false UVLO trigger.

#### 8.2.2.5 Selection of Scaling Resistor (R<sub>SET</sub>) and Short-Circuit Protection Setting Resistor (R<sub>SCP</sub>)

 $R_{SET}$  is the resistor connected between C and CS+ pin. This resistor scales the overcurrent protection threshold voltage and coordinates with  $R_{ILIM}$  and  $R_{IMON}$  to determine the overcurrent protection threshold and current monitoring output. The recommended range of RSET is 50  $\Omega$  to 100  $\Omega$ . RSET is selected as 50  $\Omega$ , 1% for this design example.

LM74930-Q1 default short circuit threshold of 20 mV can be shifted to higher value as given by 方程式 14.

$$V_{SNS SCP} = 20mV + (R_{ISCP} \times 11 \,\mu\text{A}) \tag{14}$$

For this application, ISCP pin is shorted directly to C pion (Drain of Q2). User has a flexibility to populate suitable value of  $R_{\rm ISCP}$  resistor to adjust short circuit protection current limit and also gives flexibility in terms of selecting different current sense resistor value.

An additional de-glitch filter (optional) consisting of  $R_{ISCP}$  and  $C_{SCP}$  can be added from ISCP pin to CS – pin as shown in 8-1 to avoid any false short circuit trigger in case of fast automotive transients such as Input Micro cuts (LV124, E-10), AC superimpose (LV124, E-06), ISO7637-2 Pulse 2 A.

# 8.2.2.6 Overcurrent Limit (ILIM), Circuit Breaker Timer (TMR), and Current Monitoring Output (IMON) Selection

# Programming the Overcurrent Protection Threshold - R<sub>ILIM</sub> Selection

The R<sub>ILIM</sub> sets the overcurrent protection (circuit breaker detection) threshold, whose value can be calculated using 方程式 15.

$$R_{\text{ILIM}} = \frac{12 \times R_{SET}}{I_{LIM} \times R_{SENSE}} \tag{15}$$

To set 5 A as overcurrent protection threshold,  $R_{ILIM}$  value is calculated to be 120 k $\Omega$ . Choose available standard value: 120 k $\Omega$ , 1%.

#### Programming the Circuit Breaker Time - C<sub>TMR</sub> Selection

For the design example under discussion, overcurrent transients are allowed for 1-ms duration. This blanking interval,  $T_{OC}$  (or circuit breaker interval,  $T_{CB}$ ) can be set by selecting appropriate capacitor  $C_{TMR}$  from TMR pin to ground. The value of CTMR can be calculated using 方程式 16.

$$T_{OC} = 1.2 \times \frac{C_{TMR}}{82.3 \,\mu\text{A}}$$
 (16)

C<sub>TMR</sub> value of 68 nF, 10% is selected to allow circuit breaker duration of close to 1-ms.

#### Programming Current Monitoring Output - R<sub>IMON</sub> Selection

Voltage at IMON pin  $V_{IMON}$  is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The  $R_{IMON}$  must be selected based on the maximum load current and the input voltage range of the ADC used.  $R_{IMON}$  is set using 方 程式 17.

$$V_{\text{IMON}} = \frac{0.9 \times V_{SENSE} \times R_{IMON}}{R_{SET}}$$
 (17)

For this application example,  $V_{IMON}$  is selected to be 2.7 V at full load current of 5 A.  $R_{IMON}$  value of 30.1  $k\Omega$ , 1% is selected.

#### 8.2.2.7 Selection of Current Sense Resistor, R<sub>SNS</sub>

LM74930-Q1 has integrated short-circuit detection comparator with default sense threshold of 20 mV. For this application, short-circuit limit is set to 20 A. The sense resistor value based on short circuit comparator can be calculated by 方程式 18.

$$R_{SENSE} = \frac{V_{SENSE}}{I_{SCP}} \tag{18}$$

Select a 1-m $\Omega$  resistor with 1% tolerance to set short-circuit protection limit of 20 A.

Selecting the lower current sense resistor value helps with lower power dissipation, however it has comparatively smaller drop across current sense resistor at full load. If higher drop across current sense resistor is desired for better current monitoring accuracy, device short-circuit limit can be increased using R<sub>ISCP</sub> resistor. Please refer to device design calculator on LM74930-Q1 product page.

#### 8.2.2.8 Hold-Up Capacitance

Usually bulk capacitors are placed on the output due to various reasons such as uninterrupted operation during power interruption or micro-short at the input, hold-up requirements for doing a memory dump before turning of the module and filtering requirements as well. This design considers minimum bulk capacitors requirements for meeting functional status "A" during LV124 E10 test case 2 100-µs input interruption. To achieve functional pass status A, acceptable voltage droop in the output of LM74930-Q1 is based on the UVLO settings of downstream DC-DC converters. For this design, drop from 12 V to 6.5 V in output voltage for 100 µs is considered (assuming downstream converter with 5-V output) and the minimum hold-up capacitance required is calculated by

$$C_{\text{HOLD\_UP\_MIN}} = \frac{I_{LOAD} \times 100 \,\mu\text{s}}{\partial VOUT} \tag{19}$$

Minimum hold-up capacitance required for 5.5-V drop in 100  $\mu$ s is 100  $\mu$ F. Note that the typical application circuit shows the hold-up capacitor as optional because not all designs require hold-up capacitance.



#### 8.2.2.9 MOSFET Q1 Selection

The  $V_{DS}$  rating of the MOSFET Q1 must be minimum 200 V for a output cut-off design where output can reach 0 V while the load dump transient is present and must be a minimum of 164.5 V when output is clamped to 37 V (±1.5 V). The  $V_{GS}$  rating is based on HGATE-OUT maximum voltage of 15 V. TI recommends a 20-V  $V_{GS}$  rated MOSFET.

Power dissipation on MOSFET Q1 on a design where output is clamped is critical and SOA characteristics of the MOSFET must be considered with sufficient design margin for reliable operation.

#### 8.2.2.10 MOSFET Q2 Selection

For selecting the blocking MOSFET Q1, important electrical parameters are the maximum continuous drain current ID, the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , the maximum source current through body diode and the drain-to-source ON resistance  $R_{DSON}$ .

The maximum continuous drain current,  $I_D$  rating must exceed the maximum continuous load current. The maximum drain-to-source voltage,  $V_{DS(MAX)}$ , must be high enough to withstand the highest differential voltage seen in the application. This can include all the automotive transient events and any anticipated fault conditions. TI recommends to use MOSFETs with VDS voltage rating of 60 V along with a single bidirectional TVS or a VDS rating 40-V maximum rating along with two unidirectional TVS connected back-back at the input.

The maximum VGS LM74930-Q1 can drive is 14 V, so a MOSFET with 15-V minimum VGS rating must be selected. If a MOSFET with < 15-V  $V_{GS}$  rating is selected, a Zener diode can be used to clamp VGS to safe level, but this action can result in increased IQ current.

To reduce the MOSFET conduction losses, lowest possible RDS(ON) is preferred, but selecting a MOSFET based on low  $R_{DS(ON)}$  can not be beneficial always. Higher  $R_{DS(ON)}$  provides increased voltage information to LM74930-Q1 reverse comparator at a lower reverse current. Reverse current detection is better with increased RDS(ON). Choosing a MOSFET with < 50-mV forward voltage drop at maximum current is a good starting point.


#### 8.2.2.11 Input TVS Selection

Two series connected diodes D2 and D3 are required at the input. For the negative voltage transient clamping, TVS diode D3 is used to clamp ISO 7637-2 pulse 1 and its selection is similar to procedure in *TVS selection for 24-V Battery Systems*. The diode on the positive side is required to block the current flowing through D3 in case of input reverse polarity. The breakdown voltage of D3 must be higher than the maximum system voltage of 200 V. This diode can be a schottky, standard rectifier diode or TVS diode with breakdown voltage of 200-V.

Product Folder Links: LM74930-Q1




#### 8.2.3 Application Curves



Product Folder Links: LM74930-Q1





# 8.3 Best Design Practices

Leave the exposed pad (RTN) of the IC floating. Do not connect it to the GND plane. Connecting RTN to GND disables the Reverse Polarity protection feature.

ww.ti.com.cn

# 8.4 Power Supply Recommendations

#### **8.4.1 Transient Protection**

When the external MOSFETs turn OFF during the conditions such as overvoltage cut-off, reverse current blocking, EN/UVLO causing an interruption of the current flow, the input line inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device.
- Using large PCB GND plane.
- · Use of a Schottky diode across the output and GND to absorb negative spikes.
- A low value ceramic capacitor ( $C_{(IN)}$  to approximately 0.1  $\mu$  F) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with 方程式 20.

$$V_{\text{SPIKE\_MAX}} = V_{IN} + I_{\text{LOAD}} \times \sqrt{\frac{L_{IN}}{C_{IN}}}$$
 (20)


where

- V<sub>(IN)</sub> is the nominal supply voltage
- I<sub>(LOAD)</sub> is the load current
- L<sub>(IN)</sub> equals the effective inductance seen looking into the source
- C<sub>(IN)</sub> is the capacitance present at the input

Some applications can require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during EMC testing such as automotive ISO7637 pulses.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and Schottky diode) is shown in 

8 8-14



<sup>\*</sup> Optional components needed for suppression of transients

图 8-14. Circuit Implementation with Optional Protection Components for LM74930-Q1



#### 8.4.2 TVS Selection for 12-V Battery Systems

In selecting the TVS, important specifications are breakdown voltage and clamping voltage. The breakdown voltage of the TVS+ must be higher than 24-V jump start voltage and 35-V suppressed load dump voltage and less than the maximum ratings of LM74930-Q1 (65 V). The breakdown voltage of TVS- must be beyond than maximum reverse battery voltage – 16 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

Clamping voltage is the voltage the TVS diode clamps in high current pulse situations and this voltage is much higher than the breakdown voltage. In the case of an ISO 7637-2 pulse 1, the input voltage goes up to -150 V with a generator impedance of 10  $\Omega$ . This translates to 15 A flowing through the TVS -, and the voltage across the TVS can be close to the clamping voltage.

The next criterion is that the absolute maximum rating of cathode to anode voltage of the LM74930-Q1 (85 V) and the maximum  $V_{DS}$  rating MOSFET are not exceeded. In the design example, 60-V rated MOSFET is chosen and maximum limit on the cathode to anode voltage is 60 V.

During ISO 7637-2 pulse 1, the anode of LM74930-Q1 is pulled down by the ISO pulse, clamped by TVS- and the MOSFET Q1 is turned off quickly to prevent reverse current from discharging the bulk output capacitors. When the MOSFET turns off, the cathode to anode voltage seen is equal to (TVS Clamping voltage + Output capacitor voltage). If the maximum voltage on output capacitor is 16 V (maximum battery voltage), then the clamping voltage of the TVS- must not exceed, (60 V - 16) V = -44 V.

The SMBJ33CA TVS diode can be used for 12-V battery protection application. The breakdown voltage of 36.7 V meets the jump start, load dump requirements on the positive side and 16-V reverse battery connection on the negative side. During ISO 7637-2 pulse 1 test, the SMBJ33CA clamps at -44 V with 12 A of peak surge current as shown in and it meets the clamping voltage  $\leq 44$  V.

SMBJ series of TVS are rated up to 600-W peak pulse power levels and are sufficient for ISO 7637-2 pulses.

#### 8.4.3 TVS Selection for 24-V Battery Systems

For 24-V battery protection application, the TVS and MOSFET in 🛭 8-1 must be changed to meet 24-V battery requirements.

The breakdown voltage of the TVS+ must be higher than 48-V jump start voltage, less than the absolute maximum ratings of anode and enable pin of LM74930-Q1 (70 V) and must withstand 65-V suppressed load dump. The breakdown voltage of TVS- must be lower than maximum reverse battery voltage - 32 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

During ISO 7637-2 pulse 1, the input voltage goes up to -600 V with a generator impedance of 50  $\Omega$ . This translates to 12-A flowing through the TVS-. The clamping voltage of the TVS- cannot be same as that of 12-V battery protection circuit. Because during the ISO 7637-2 pulse, the Anode to Cathode voltage seen is equal to (-TVS Clamping voltage + Output capacitor voltage). For 24-V battery application, the maximum battery voltage is 32 V, then the clamping voltage of the TVS- must not exceed, 85 V - 32 V = 53 V.

Single bi-directional TVS cannot be used for 24-V battery protection because breakdown voltage for TVS+  $\geqslant$  65V, maximum clamping voltage is  $\leqslant$  53 V and the clamping voltage cannot be less than the breakdown voltage. Two un-directional TVS connected back-back needs to be used at the input. For positive side TVS+, SMBJ58A with the breakdown voltage of 64.4 V (minimum), TI recommends 67.8 (typical). For the negative side TVS - , TI recommends SMBJ28A with breakdown voltage close to 32 V (to withstand maximum reverse battery voltage - 32 V) and maximum clamping voltage of 42.1 V.

For 24-V battery protection, TI recommends a 75-V rated MOSFET to be used along with SMBJ28A and SMBJ58A connected back-back at the input.



# 8.5 Layout

#### 8.5.1 Layout Guidelines

- Connect A, DGATE and C pins of LM74930-Q1 close to the MOSFET SOURCE, GATE and DRAIN pins for the ideal diode stage.
- Connect HGATE and OUT pins of LM74930-Q1 close to the MOSFET GATE and SOURCE pins for the load disconnect stage.
- Use thick and short traces for source and drain of the MOSFET to minimize resistive losses. The high current path for this design is through the MOSFET.
- Connect the DGATE pin of the LM74930-Q1 to the MOSFET GATE with short trace.
- Follow kelvin connection for connecting CS+ and CS- pin to external current sense resistor.
- Place transient suppression components close to LM74930-Q1.
- Place the decoupling capacitor, C<sub>VS</sub>, close to VS pin and chip GND.
- Keep the charge pump capacitor across CAP and VS pins away from the MOSFET to lower the thermal effects on the capacitance value.
- Obtaining acceptable performance with alternate layout schemes is possible, however the layout shown in the *Layout Example* is intended as a guideline and to produce good results.

#### 8.5.2 Layout Example




图 8-15. PCB Layout Example

Product Folder Links: LM74930-Q1



# 9 Device and Documentation Support

# 9.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 9.2 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

提交文档反馈 Copyright © 2023 Texas Instruments Incorporated

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LM74930QRGERQ1	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 74930Q
LM74930QRGERQ1.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 74930Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司