







LM74900-Q1, LM74910-Q1

DECEMBER 2022 - REVISED JULY 2023


# LM749x0-Q1 具有断路器、欠压和过压保护以及故障输出功能的汽车类理想 极管

### 1 特性

- 符合面向汽车应用的 AEC-Q100 标准
  - 器件温度等级 1:
    - 40°C 至 +125°C 环境工作温度范围
- 功能安全型
  - 可提供用于功能安全系统设计的文档
- 3V至65V输入范围
- 反向输入保护低至 65V
- 在共漏极配置下,可驱动外部背对背 N 沟道 MOSFET
- 10.5mV 阳极至阴极正向压降调节下,理想二极管 正常运行
- 低反向检测阈值 (-10.5mV) , 具有快速关断响应  $(0.5\mu s)$
- 20mA 峰值栅极 (DGATE) 导通电流
- 2.6A 峰值 DGATE 关断电流
- 可调过流和短路保护
- 精度为 10% 的模拟电流监视器输出 (IMON)
- 可调节过压和欠压保护
- 2.5µA 低关断电流(EN = 低电平)
- 睡眠模式,电流为6µA(EN=高电平,SLEEP=低 电平)
- 采用合适的 TVS 二极管,符合汽车 ISO7637 瞬态
- 采用节省空间的 24 引脚 VQFN 封装

#### 2 应用

- 汽车电池保护
  - ADAS 域控制器
  - 信息娱乐系统与仪表组
  - 汽车音频:外部放大器
- 用于冗余电源的有源 ORing




# 3 说明

LM749x0-Q1 理想二极管控制器可驱动和控制外部背 对背 N 沟道 MOSFET,从而模拟具有电源路径开/关控 制及过流和过压保护功能的理想二极管整流器。3V至 65V 的宽输入电源电压可保护和控制 12V 和 24V 汽车 类电池供电的 ECU。该器件可以承受并保护负载免受 低至 -65V 的负电源电压的影响。集成的理想二极管 控制器 (DGATE) 可驱动第一个 MOSFET 来代替肖特 基二极管,以实现反向输入保护和输出电压保持。在电 源路径中使用了第二个 MOSFET 的情况下,该器件允 许在发生过流和过压事件时使用 HGATE 控制将负载断 开(开/关控制)。该器件具有集成电流检测放大器, 可提供具有可调过流和短路阈值的精确电流监控。该器 件具有可调节过压切断保护功能。该器件具有睡眠模 式,可实现超低静态电流消耗 (6µA),同时在车辆处于 停车状态时为始终开启的负载提供刷新电流。 LM749x0-Q1 的最大额定电压为 65V。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
LM74900-Q1	VQFN (24)	4.00mm × 4.00mm
LM74910-Q1	VQ11V(24)	4.00111111 ^ 4.00111111

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



具有过流保护功能的器件启动



# **Table of Contents**

1 特性 1	9.3 Feature Description	16
2 应用	10 Applications and Implementation	
3 说明	10.1 Application Information	
4 Revision History	10.2 Typical 12-V Reverse Battery Protection	
5 Device Comparison Table3	Application	25
6 Pin Configuration and Functions3	10.3 Addressing Automotive Input Reverse Battery	
7 Specifications5	Protection Topologies With LM749x0-Q1	36
7.1 Absolute Maximum Ratings5	10.4 Power Supply Recommendations	36
7.2 ESD Ratings5	10.5 Layout	38
7.3 Recommended Operating Conditions5	11 Device and Documentation Support	39
7.4 Thermal Information6	11.1 接收文档更新通知	39
7.5 Electrical Characteristics6	11.2 支持资源	39
7.6 开关特性9	11.3 Trademarks	39
7.7 Typical Characteristics	11.4 静电放电警告	39
8 Parameter Measurement Information14	11.5 术语表	39
9 Detailed Description15	12 Mechanical, Packaging, and Orderable	
9.1 Overview	Information	39
9.2 Functional Block Diagram16		

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

在: 500/6/年间人内心的一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个	
	Page
• 从"封装信息"表中删除了 LM74900-Q1 的预发布说明	1
• 通篇进行了细微的编辑性更改	1
Changes from Revision * (December 2022) to Revision A (June 2023)	Page
• 将状态从 <i>预告信息</i> 更改为 <i>量产数据</i>	1



# **5 Device Comparison Table**

Parameter	LM74900-Q1	LM74910-Q1
Charge pump strength	2.7 mA	4.2 mA

# **6 Pin Configuration and Functions**




图 6-1. RGE Package, 24-Pin VQFN (Transparent Top View)

表 6-1. Pin Functions

Р	IN	TVDE(1)	DECORPORA		
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION		
DGATE	1	0	Diode controller gate drive output. Connect to the GATE of the external MOSFET.		
Α	2	I	Anode of the ideal diode. Connect to the source of the external MOSFET.		
SW	3	I	Voltage sensing disconnect switch terminal. VSNS and SW are internally connected through a switch. Use SW as the top connection of the battery sensing or OV resistor ladder network. When EN is pulled low, the switch is OFF disconnecting the resistor ladder from the battery line thereby cutting off the leakage current. If the internal disconnect switch between VSNS and SW is not used then short them together and connect to VS pin.		
UVLO	4	I	Adjustable undervoltage threshold input. Connect a resistor ladder across SW to UVLO terminal to GND. When the voltage at UVLO goes below the undervoltage cutoff threshold then the HGATE is pulled low turning OFF the HSFET. HGATE turns ON when the sense voltage goes above the UVLO falling threshold.		
OV	5	I	Adjustable overvoltage threshold input. Connect a resistor ladder across SW to OV terminal. When the voltage at OVP exceeds the overvoltage cut-off threshold then the HGATE is pulled low turning OFF the HSFET. HGATE turns ON when the sense voltage goes below the OVP falling threshold.		
EN	6	I	EN input. Connect to VS pin for always ON operation. Can be driven externally from a microcontroller I/O. Pulling it low below V <sub>(ENF)</sub> makes the device enter into low Iq shutdown mode.		
SLEEP	7	I	Active low SLEEP mode input. Can be driven from the microcontroller. When pulled low device enters into low power state with charge pump and gate drive turned off. Internal bypass switch provides output voltage with limited current capacity.		
NC	8	_	No connect.		



# 表 6-1. Pin Functions (continued)

F	PIN	TVDE(1)	PERCENTION		
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION		
TMR	9	I	Fault timer input. A capacitor across TMR pin to GND sets the times for fault warning, fault turn off (FLT), and retry periods. Leave it open for fastest setting. Connect TMR to GND to disable overcurrent protection.		
IMON	10	0	Analog current monitor output. This pin sources a scaled down ratio of current through the external current sense resistor $R_{SNS}$ . A resistor from this pin to GND converts current to proportional voltage. If unused, leave it floating.		
ILIM	11	I	Overcurrent detection setting. A resistor across ILIM to GND sets the overcurrent comparator threshold. Connect ILIM to GND if overcurrent protection feature is not desired.		
FLT	12	0	Open drain fault output. FLT pin is pulled low in case of UVLO, OV, OCP, or SCP event.		
GND	13	G	Connect to the system ground plane.		
HGATE	14	0	GATE driver output for the HSFET. Connect to the GATE of the external FET.		
OUT	15	I	Connect to the output rail (external MOSFET source).		
SLEEP_OV	16	I	SLEEP mode overvoltage protection pin. Connect this pin to VS for overvoltage cut-off functionality. Connect to OUT for overvoltage clamp functionality.		
NC	17	_	No connect.		
ISCP	18	I	Short circuit detection threshold setting.  Leave ISCP floating if short circuit protection is not desired. When ISCP is connected to CS+, device sets an internal fix threshold of 20 mV.		
CS -	19	I	Current sense negative input.		
CS+	20	I	Current sense positive input. Connect a TBD resistor across CS+ to the external current sense resistor.		
NC	21	_	No connect.		
vs	22	Р	Input power supply to the IC. Connect VS to middle point of the common drain back to back MOSFET configuration. Connect a 100-nF capacitor across VS and GND pins.		
CAP	23	0	Charge pump output. Connect a 100-nF capacitor across CAP and VS pins.		
С	24	I	Cathode of the ideal diode. Connect to the drain of the external MOSFET.		
RTN	Thermal Pad	_	Leave exposed pad floating. Do not connect to GND plane.		

<sup>(1)</sup> I = input, O = output, I/O = input and output, P = power, G = ground

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	A to GND	- 65	70	
	VS, CS+, CS-, ISCP, OUT, SLEEP_OV to GND	- 1	70	
	SW, C, EN, $\overline{\text{SLEEP}}$ , FLT, UVLO, OV to GND, $V_{(A)} > 0 \text{ V}$	- 0.3	70	V
	SW, C, EN, $\overline{\text{SLEEP}}$ , FLT, UVLO, OV to GND, $V_{(A)} \le 0 \text{ V}$	V <sub>(A)</sub>	$(70 + V_{(A)})$	
Input Pins	RTN to GND	- 65	0.3	
	I <sub>SW</sub> ,I <sub>FLT</sub>	- 1	10	mA
	TMR, ILIM	- 0.3	5.5	V
	I <sub>EN</sub> , I <sub>UVLO</sub> ,I <sub>OV</sub> V <sub>(A)</sub> > 0 V	- 1		mA
	$I_{EN}$ , $I_{UVLO}$ , $I_{OV}$ $V_{(A)} \leqslant 0$ V	Internally	Internally limited	
Input Pins	ISCP, CS+ to CS-	- 0.3	0.3	V
	OUT to VS	- 65	5	V
	CAP to VS	- 0.3	15	
	CAP to A	- 0.3	85	
Output Pins	DGATE to A	- 0.3	15	
	FLT to GND	-0.3	70	V
	IMON	-1	5.5	
	HGATE to OUT	- 0.3	15	
Output to Input Pins	C to A	- 5	85	
Operating junction tempe	rature, T <sub>j</sub> <sup>(2)</sup>	- 40	150	°C
Storage temperature, T <sub>stg</sub>	1	- 40	150	C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	Q100-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per	Corner pins	±750	V
		AEC Q100-011	Other pins	±500	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
	A to GND	- 60	65	V
Input Pins	VS, SW, CS+, CS - , ISCP to GND	0	65	V
	EN,UVLO, OV, SLEEP to GND	0	65	V
Output pins	FLT to GND	0	65	V
Output pins	IMON to GND	0	5	V

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

# 7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
External Capacitanc e	CAP to A, VS to GND, A to GND	0.1		μF
External MOSFET max VGS rating	DGATE to A and HGATE to OUT	15		٧
Tj	Operating Junction temperature <sup>(2)</sup>	- 40	150	°C

<sup>(1)</sup> Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

#### 7.4 Thermal Information

		LM749x0-Q1	
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	UNIT
		24 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	44	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	38.3	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	21.3	°C/W
$\Psi_{\sf JT}$	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	21.3	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	5.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$  to +125°C; typical values at  $T_J = 25^{\circ}\text{C}$ ,  $V_{(A)} = V_{(OUT)} = V_{(VS)} = 12 \text{ V}$ ,  $C_{(CAP)} = 0.1 \ \mu\text{F}$ ,  $V_{(EN)}$ ,  $V_{(SLEEP)} = 2 \text{ V}$ , over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLT	AGE	1	'		· ·	
V <sub>(VS)</sub>	Operating input voltage		3		65	V
V <sub>(VS_PORR)</sub>	VS POR threshold, rising		2.4	2.6	2.9	V
V <sub>(VS_PORF)</sub>	VS POR threshold, falling		2.2	2.4	2.7	V
I <sub>(SHDN)</sub>	SHDN current, I <sub>(GND)</sub>	V <sub>(EN)</sub> = 0 V		2.5	5	μA
I <sub>(SLEEP)</sub>	SLEEP mode current, I <sub>(GND)</sub>	V <sub>(EN)</sub> = 2 V, V <sub>(SLEEP)</sub> = 0 V		5.5	10	μΑ
	Total System Quiescent current, I <sub>(GND)</sub>	V <sub>(EN)</sub> = 2 V		630	750	μΑ
I <sub>(Q)</sub>		V <sub>(A)</sub> = V <sub>(VS)</sub> = 24 V, V <sub>(EN)</sub> = 2 V		635	750	μA
1	I <sub>(A)</sub> leakage current during Reverse Polarity,	0 V ≤ V <sub>(A)</sub> ≤ - 65 V	- 100	- 35		μA
I(REV)	I <sub>(OUT)</sub> leakage current during Reverse Polarity		- 1	- 0.3		μA
ENABLE					·	
V <sub>(ENF)</sub>	Enable rising threshold voltage		0.6	0.8	1.05	V
V <sub>(ENF)</sub>	Enable threshold voltage for low Iq shutdown, falling		0.41	0.7	0.98	V
I <sub>(EN)</sub>		0 V ≤ V <sub>(EN)</sub> ≤ 65 V		55	200	nA

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.



# 7.5 Electrical Characteristics (continued)

 $T_J = -40$ °C to +125°C; typical values at  $T_J = 25$ °C,  $V_{(A)} = V_{(OUT)} = V_{(VS)} = 12$  V,  $C_{(CAP)} = 0.1$  µF,  $V_{(EN)}$ ,  $V_{(SLEEP)} = 2$  V, over operating free-air temperature range (unless otherwise noted)

	air temperature range (unless otherwis	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UNDER VOLTAG	GE LOCKOUT COMPARATOR (SW, UVLC	D)				
V <sub>(UVLOR)</sub>	UVLO threshold voltage, rising		0.585	0.6	0.63	V
V <sub>(UVLOF)</sub>	UVLO threshold voltage, falling		0.533	0.55	0.573	V
I <sub>(UVLO)</sub>		0 V ≤ V <sub>(UVLO)</sub> ≤ 5 V		50	200	nA
· /	□ □ E PROTECTION AND BATTERY SENSING					
	Battery sensing disconnect switch					
R <sub>(SW)</sub>	resistance	$3 \text{ V} \leqslant \text{V}_{(A)} \leqslant 65 \text{ V}$	10	22.5	46	Ω
$V_{(OVR)}$	Overvoltage threshold input, rising		0.585	0.6	0.63	V
V <sub>(OVF)</sub>	Overvoltage threshold input, falling		0.533	0.55	0.573	V
I <sub>(OV)</sub>	OV Input leakage current	$0 \text{ V} \leqslant V_{(OV)} \leqslant 5 \text{ V}$		50	200	nA
CURRENT SEN	SE AMPLIFIER					
V <sub>(OFFSET)</sub>	Input referred offset (V <sub>SNS</sub> to V <sub>IMON</sub> scaling)	$R_{SET}$ = $50\Omega$ , $R_{IMON}$ = $5k\Omega$ , $10k\Omega$ (corresponds to $V_{SNS}$ = $6mV$ to $30mV$ ) Gain of 45 and 90 respectively.	-2.1		2.1	mV
V <sub>(GE_SET)</sub>	V <sub>SNS</sub> to V <sub>IMON</sub> scaling	$R_{SET}$ = 50 $\Omega$ , $R_{IMON}$ = 5k $\Omega$ , (corresponds to $V_{SNS}$ = 6mV to 30mV)	82	90	97	
$V_{(SNS\_TH)}$	OCP comparator threshold, rising (ILIM)		1.08	1.22	1.32	
$V_{(SNS\_TH)}$	OCP comparator threshold, falling (ILIM)		1.02	1.15	1.25	٧
I <sub>SCP</sub>	SCP Input Bias current	V <sub>ISCP</sub> = 12V	9.5	10.5	12	μΑ
$V_{(SNS\_SCP)}$	SCP threshold	$R_{(ISCP)} = 0\Omega (I_{SCP} \text{ connected to VS})$	17.86	20	22.77	mV
V <sub>(SNS_SCP)</sub>	SCP threshold	$R_{(ISCP)} = 1k\Omega$ (external)		31		mV
I <sub>MON_ACC</sub>	Current monitor output accuracy	V <sub>SENSE</sub> = 20mV	-12.5		12.5	%
FAULT	·					
R(FLT)	FLT_I Pull-down resistance		11	25	60	Ω
I_FLT	FLT Input leakage current	$0 \text{ V} \leqslant \text{V}_{(\text{FLT})} \leqslant 20 \text{ V}$	- 100		400	nA
DELAY TIMER (	TMR)				1	
I <sub>(TMR_SRC_CB)</sub>	TMR source current		65	85	97	μA
I <sub>(TMR_SRC_FLT)</sub>	TMR source current		1.94	2.7	3.4	μA
I <sub>(TMR_SNK)</sub>	TMR sink current		2	2.7	3.15	μA
V <sub>(TMR_OC)</sub>	Voltage at TMR pin for IWRN shut off		1.1	1.2	1.4	V
V <sub>(TMR_FLT)</sub>	Voltage at TMR pin for IFLT triggerring		1.04	1.1	1.2	V
V <sub>(TMR_LOW)</sub>	Voltage at TMR pin for AR counter falling threshold		0.1	0.2	0.3	V
N <sub>(A_R_Count)</sub>	Number of autoretry cycles			32		
CHARGE PUMP	(CAP)	1				
I <sub>(CAP)</sub>	Charge Pump source current (Charge pump on)	$V_{(CAP)}$ - $V_{(A)}$ = 7 V, 6 V $\leqslant$ $V_{(S)}$ $\leqslant$ 65	1.3	2.7		mA
		V(CAP) - V(A) = 7 V, VS= 65 V, LM74910-Q1 Only	2.5	4.2		mA
VCAP - VS	Charge Pump Turn ON voltage		11	12.2	13.2	V
	Charge Pump Turnoff voltage		11.9	13.2	14.1	V



# 7.5 Electrical Characteristics (continued)

 $T_J = -40^{\circ}\text{C}$  to +125°C; typical values at  $T_J = 25^{\circ}\text{C}$ ,  $V_{(A)} = V_{(OUT)} = V_{(VS)} = 12 \text{ V}$ ,  $C_{(CAP)} = 0.1 \ \mu\text{F}$ ,  $V_{(EN)}$ ,  $V_{(SLEEP)} = 2 \text{ V}$ , over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Charge Pump UVLO voltage threshold, rising		5.4	6.6	7.9	V
V <sub>(CAP UVLO)</sub>	Charge Pump UVLO voltage threshold, falling		4.4	5.5	6.6	V
IDEAL DIODE (A,	C, DGATE)					
V <sub>(A_PORR)</sub>	V <sub>(A)</sub> POR threshold, rising		2.2	2.45	2.7	V
$V_{(A\_PORF)}$	V <sub>(A)</sub> POR threshold, falling		2	2.25	2.45	V
$V_{(AC\_REG)}$	Regulated Forward V <sub>(A)</sub> <sup>-</sup> V <sub>(C)</sub> Threshold		3.6	10.5	13.4	mV
V <sub>(AC_REV)</sub>	V <sub>(A)</sub> - V <sub>(C)</sub> Threshold for Fast Reverse Current Blocking		- 16	- 10.5	- 5	mV
V <sub>(AC_FWD)</sub>	V <sub>(A)</sub> - V <sub>(C)</sub> Threshold for Reverse to Forward transition		150	177	200	mV
	Cata Drive Valtage	3 V < V <sub>(S)</sub> < 5 V	7			V
$V_{(DGATE)} - V_{(A)}$	Gate Drive Voltage	5 V < V <sub>(S)</sub> < 65 V	9.2	11.5	14	V
I <sub>(DGATE)</sub>	Peak Gate Source current	V <sub>(A)</sub> - V <sub>(C)</sub> = 100 mV, V <sub>(DGATE)</sub> - V <sub>(A)</sub>		18.5		mA
	Peak Gate Sink current	$V_{(A)} - V_{(C)} = -12 \text{ mV}, V_{(DGATE)} - V_{(A)} = 11 \text{ V}$		2670		mA
	Regulation sink current	$V_{(A)} - V_{(C)} = 0 \text{ V}, V_{(DGATE)} - V_{(A)} = 11$	5	13.5		μΑ
I <sub>(C)</sub>	Cathode leakage Current	V <sub>(A)</sub> = -14 V, V <sub>(C)</sub> = 12 V	4	9	32	μA
HIGH SIDE CONTI	ROLLER (HGATE, OUT)					
V <sub>(HGATE)</sub> - V <sub>(OUT)</sub>	Gate Drive Voltage	3 V < V <sub>(S)</sub> < 5 V	7			V
		5 V < V <sub>(S)</sub> < 65 V	10	11.1	14.5	V
1	Source Current		39	55	75	μΑ
I(HGATE)	Sink Current	$V_{(OV)} > V_{(OVR)}$	128	180		mA
SLEEP MODE						
V <sub>(SLEEPR)</sub>	SLEEP high threshold voltage			0.85	1.05	V
$V_{(\overline{SLEEPF})}$	SLEEP threshold voltage for low Iq shutdown, falling		0.41	0.7		V
I <sub>(SLEEP)</sub>	SLEEP input leakage current			100	160	nA
Overvoltage threshold	SLEEP mode overvoltage rising threshold	SLEEP=Low, EN=High	19.3	21.3	23	V
Overvoltage threshold	SLEEP mode overvoltage threshold	SLEEP=Low, EN=High	18.4	21	22.2	V
Overcurrent threshold	SLEEP mode overcurrent threshold (device Latch-off)		150	250	310	mA
T <sub>(TSD)</sub>	SLEEP mode TSD Threshold, rising	SLEEP=Low, EN=High		155		$^{\circ}$
T <sub>(TSDhyst)</sub>	TSD Hysteresis	SLEEP=Low, EN=High		10		$^{\circ}$




# 7.6 开关特性

 $T_J$  = -40°C 至 +125°C;  $T_J$  = 25°C、 $V_{(A)}$  =  $V_{(OUT)}$  =  $V_{(VS)}$  = 12V、 $C_{(CAP)}$  = 0.1μF、 $V_{(EN)}$ 、 $V_{(SLEEP)}$  = 2V 时的典型值,在自然通风条件下的工作温度范围内(除非另有说明)

	参数	测试条件	最小值 典型值	最大值	单位
t <sub>DGATE_OFF(dly)</sub>	反向电压检测期间的 DGATE 关断延迟	$V_{(A)}$ - $V_{(C)}$ = +30mV 至 - 100mV 至 $V_{(DGATE-A)}$ < 1V , $C_{(DGATE-A)}$ = 10nF	0.5	0.95	μs
t <sub>DGATE_ON(dly)</sub>	正向电压检测期间的 DGATE 导通延迟	$V_{(A)} - V_{(C)} = -20$ mV 至 +700mV 至 $V_{(DGATE-A)} > 5$ V, $C_{(DGATE-A)} = 10$ nF,仅限 LM74900-Q1	2	3.8	μs
t <sub>DGATE_ON(dly)</sub>	正向电压检测期间的 DGATE 导通延迟	$V_{(A)} - V_{(C)} = -20$ mV 至 +700mV 至 $V_{(DGATE-A)} > 5$ V, $C_{(DGATE-A)} = 10$ nF,仅限 LM74910-Q1	0.75	1.6	μs
t <sub>EN(dly)_DGATE</sub>	EN 期间的 DGATE 导通延迟	EN ↑ 至 V <sub>(DGATE-A)</sub> > 5V , C <sub>(DGATE-A)</sub> = 10nF	180	270	μs
t <sub>UVLO_OFF(deg)_</sub> HGA	UVLO 期间的 HGATE 关断抗尖峰脉冲	UVLO ↓ 至 HGATE ↓	5	7	μs
t <sub>UVLO_ON(deg)_</sub> HGAT E	UVLO 期间的 HGATE 关断抗尖峰脉冲	UVLO↑至HGATE↑	8.5		μs
t <sub>OVP_OFF(deg)_</sub> HGAT E	OV 期间的 HGATE 关断抗尖峰脉冲	OV ↑ 至 HGATE ↓	4	7	μs
$t_{OVP\_ON(deg)\_HGATE}$	OV 期间的 HGATE 关断抗尖峰脉冲	OV ↓ 至 HGATE ↑	9		μs
t <sub>SCP_DLY</sub>	短路保护关闭延迟	$(V_{ISCP}$ - $V_{CS}$ -) = 0mv 至 100mV HGATE $\downarrow$ , $C_{GS}$ = 4.7nF	3	5.5	μs
tocp_tmr_dly	过流保护关闭延迟	$(V_{CS+} - V_{CS-}) \uparrow HGATE \downarrow , C_{TMR} = 50pF$	35		μs
	过流保护关闭延迟	$(V_{CS+} - V_{CS-}) \uparrow HGATE \downarrow , C_{TMR} = 10nF$	190		μs
tauto_retry_dly	过流/短路保护自动重试延迟	$(V_{CS+} - V_{CS-}) \downarrow HGATE \uparrow , C_{TMR} = 50pF$	1.5		ms
	过流/短路保护自动重试延迟	$(V_{CS+} - V_{CS-}) \downarrow HGATE \uparrow , C_{TMR} = 10nF$	230		ms
t <sub>FLT_ASSERT</sub>	故障置位延迟	$(V_{CS+} - V_{CS-}) \uparrow \overline{FLT} \downarrow , C_{TMR} = 50pF$	35		μs
	故障置位延迟	OV ↑ 至 FLT ↓	3		μs
t <sub>FLT_DE-ASSERT</sub>	故障取消置位延迟		4		μs
t <sub>SLEEP_OCP_LATCH</sub>	睡眠 OCP 锁存延迟		3.5	7.5	μs
t <sub>SLEEP_MODE</sub>	睡眠模式进入延迟	SLEEP=低电平,EN=高电平	95		μs
t <sub>OVCLAMP</sub>	OV 钳位响应延迟		3.5		μs




# 7.7 Typical Characteristics



English Data Sheet: SNOSDE6




# 7.7 Typical Characteristics (continued)






# 7.7 Typical Characteristics (continued)



English Data Sheet: SNOSDE6



# 7.7 Typical Characteristics (continued)





# **8 Parameter Measurement Information**




图 8-1. Timing Waveforms



# 9 Detailed Description

#### 9.1 Overview

The LM749x0-Q1 family of ideal diode controllers drive back-to-back external N-Channel MOSFETs to realize low-loss power path protection with circuit breaker, undervoltage, and overvoltage protection functionality.

The wide input supply of 3 V to 65 V allows protection and control of 12-V and 24-V automotive battery powered ECUs. The device can withstand and protect the loads from negative supply voltages down to -65 V. An integrated ideal diode controller (DGATE) drives the first MOSFET to replace a Schottky diode for reverse input protection and output voltage holdup. With a second MOSFET in the power path the device allows load disconnect (ON/OFF control) and overvoltage protection using HGATE control. The device features an adjustable overvoltage cut-off protection feature. With common drain configuration of the power MOSFETs, the mid-point can be utilized for OR-ing designs using another ideal diode. The LM749x0-Q1 has a maximum voltage rating of 65 V.


The device has accurate current sensing output (IMON) with typical accuracy of (±10%) enabling systems for energy management. It has integrated two level overcurrent protection with circuit breaker functionality (TMR) and fault (FLT) output with complete adjustability of thresholds and response time. Auto-retry and latch-off fault behavior can be configured.

The device offers adjustable overvoltage and undervoltage protection, providing robust load disconnect in case of voltage transient events.

LM749x0-Q1 features two different low power modes based on status of EN and  $\overline{\text{SLEEP}}$  pin. In SLEEP mode ( $\overline{\text{SLEEP}}$  = Low, EN = High) the device consumes only 6-  $\mu$  A current by turning off both the external MOSFET gate drives and internal charge pump but at the same time providing internal bypass path to power up always ON loads with limited current capacity. With the enable pin low, device enters into ultra-low-power mode by completely cutting off loads with typical current consumption of 2.87  $\mu$  A. The high voltage rating of LM749x0-Q1 helps to simplify the system designs for automotive ISO7637 protection. The LM749x0-Q1 is also suitable for ORing and priority power MUX applications.



#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 Charge Pump

The charge pump supplies the voltage necessary to drive the external N-channel MOSFET. An external charge pump capacitor is placed between CAP and VS pins to provide energy to turn on the external MOSFET. In order for the charge pump to supply current to the external capacitor, the EN and SLEEP pin voltage must be above the specified input high threshold. When enabled the charge pump sources a charging current of 2.7-mA typical. If EN and SLEEP pin is pulled low, then the charge pump remains disabled. To ensure that the external MOSFET can be driven above its specified threshold voltage, the CAP to VS voltage must be above the undervoltage lockout threshold, typically 6.6 V, before the internal gate driver is enabled. Use 方程式 1 to calculate the initial gate driver enable delay.

$$T_{(DRV\_EN)} = 175 \ \mu s + \frac{C_{(CAP)} \times V_{(CAP\_UVLOR)}}{2.7 \ mA}$$
 (1)

#### where

- C<sub>(CAP)</sub> is the charge pump capacitance connected across VS and CAP pins
- V<sub>(CAP UVLOR)</sub> = 6.6 V (typical)

To remove any chatter on the gate drive approximately 1 V of hysteresis is added to the VCAP undervoltage lockout. The charge pump remains enabled until the CAP to VS voltage reaches 13.2 V, typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until

the CAP to VS voltage is below to 12.2 V typically at which point the charge pump is enabled. The voltage between CAP and VS continue to charge and discharge between 12.2 V and 13.2 V as shown in  $\boxtimes$  9-1. By enabling and disabling the charge pump, the operating quiescent current of the LM749x0-Q1 is reduced. When the charge pump is disabled it sinks 15  $\mu$ A.




图 9-1. Charge Pump Operation

#### 9.3.2 Dual Gate Control (DGATE, HGATE)

The LM749x0-Q1 features two separate gate control and driver outputs i.e DGATE and HGATE to drive back to back N-channel MOSFETs.

#### 9.3.2.1 Reverse Battery Protection (A, C, DGATE)

A, C, DGATE comprises of Ideal Diode stage. Connect the Source of the external MOSFET to A, Drain to C and Gate to DGATE. The LM749x0-Q1 has integrated reverse input protection down to - 65 V.

Before the DGATE driver is enabled, following conditions must be achieved:

- The EN and SLEEP pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at A pin must be greater than VA POR Rising threshold.
- Voltage at VS pin must be greater than Vs POR Rising threshold.

If the above conditions are not achieved, then the DGATE pin is internally connected to the A pin, assuring that the external MOSFET is disabled.

In LM749x0-Q1 the voltage drop across the MOSFET is continuously monitored between the A and C pins, and the DGATE to A voltage is adjusted as needed to regulate the forward voltage drop at 10.5 mV (typ). This closed loop regulation scheme enables graceful turn off of the MOSFET during a reverse current event and ensures zero DC reverse current flow. This scheme ensures robust performance during slow input voltage ramp down tests. Along with the linear regulation amplifier scheme, the LM749x0-Q1 also integrates a fast reverse voltage comparator. When the voltage drop across A and C reaches  $V_{(AC\_REV)}$  threshold then the DGATE goes low within 0.5-µs (typ). This fast reverse voltage comparator scheme ensures robust performance during fast input voltage ramp down tests such as input micro-shorts. The external MOSFET is turned ON back when the voltage across A and C hits  $V_{(AC\_FWD)}$  threshold within 2.8 µs (typ).

#### 9.3.2.2 Load Disconnect Switch Control (HGATE, OUT)

HGATE and OUT comprises of Load disconnect switch control stage. Connect the Source of the external MOSFET to OUT and Gate to HGATE.

Before the HGATE driver is enabled, following conditions must be achieved:

- The EN and SLEEP pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- · Voltage at VS pin must be greater than Vs POR Rising thershold.

If the above conditions are not achieved, then the HGATE pin is internally connected to the OUT pin, assuring that the external MOSFET is disabled.

For Inrush Current limiting, connect C<sub>dVdT</sub> capacitor and R<sub>1</sub> as shown in 🗵 9-2.




图 9-2. Inrush Current Limiting

The  $C_{dVdT}$  capacitor is required for slowing down the HGATE voltage ramp during power up for inrush current limiting. Use 方程式 2 to calculate  $C_{dVdT}$  capacitance value .

$$C_{(dVdT)} = C_{OUT} \times \frac{I_{(HGATE\_DRV)}}{I_{INRUSH}}$$
(2)

where  $I_{HATE\_DRV}$  is 55  $\mu$  A (typ),  $I_{INRUSH}$  is the inrush current and  $C_{OUT}$  is the output load capacitance. An extra resistor,  $R_1$ , in series with the  $C_{dVdT}$  capacitor improves the turn off time.

#### 9.3.3 Overcurrent Protection (CS+, CS-, ILIM, IMON, TMR)

LM749x0 has two level overcurrent protection. The device senses the voltage across the external current sense resistor through CS+ and CS $^-$ .

#### 9.3.3.1 Pulse Overload Protection, Circuit Breaker

LM749x0-Q1 provides programmable overcurrent threshold setting by means of resistor ( $R_{LIM}$ ) connected from  $I_{LIM}$  pin to GND.

$$R_{(ILIM)} = \frac{12 \times R_{SET}}{R_{SENSE} \times I_{LIM}}$$
(3)

where

- R<sub>SET</sub> is the resistor connected across CS+ and VS
- R<sub>SNS</sub> is the current sense resistor
- I<sub>LIM</sub> is the overcurrent level

www.ti.com.cn

The  $C_{TMR}$  programs the circuit breaker and auto-retry time. Once the voltage across CS+ and CS – exceeds the set point, the  $C_{TMR}$  starts charging with 85- $\mu$ A pull up current. Once the  $C_{TMR}$  charges to  $V_{TMR\_FLT}$ , FLT asserts low providing warning on impending FET turn OFF. Once  $C_{TMR}$  charges to  $V_{TMR\_OC}$ , HGATE is pulled to OUT turning OFF the HFET. After this event, the auto-retry behavior starts. The  $C_{TMR}$  capacitor starts discharging with 2.7- $\mu$ A pull down current. Once the voltage reaches VTMR\_Low level, the capacitor starts charging with 2.7- $\mu$ A pull up. After 32 charging/discharging cycles of  $C_{TMR}$ , the FET turns ON and FLT de-asserts after de-assertion delay.

$$T_{(OC)} = 1.2 \times \frac{C_{TMR}}{82.3 \,\mu\text{A}}$$
 (4)

#### where

- T<sub>OC</sub> is the delay to turn OFF the FET
- C<sub>TMR</sub> is the capacitance across TMR to GND

The auto-retry time can be computed as

$$T_{RETRY} = 22.7 \times 10^6 \times C_{TMR} \tag{5}$$

If the overcurrent pulse duration is below  $T_{OC}$  then the FET remains ON and  $C_{TMR}$  gets discharged using internal pull down switch.

When not used, ILIM is connected to ground while TMR can be left floating.




图 9-3. LM749x0 Auto Retry TIMER Functionality

English Data Sheet: SNOSDE6






图 9-4. Overcurrent Protection With Auto Retry Timing Diagram

If the overcurrent pulse duration is below  $T_{OC}$  then the HFET remains ON and  $C_{TMR}$  gets discharged using internal pull down switch.

#### 9.3.3.2 Overcurrent Protection With Latch-Off

With about a 100-k $\Omega$  resistor across  $C_{TMR}$  as shown in figure, overcurrent latch-off functionality can be achieved. With this resistor, during the charging cycle the voltage across  $C_{TMR}$  gets clamped to a level below  $V_{TMR\_OC}$  resulting in a latch-off behavior.




图 9-5. LM749x0 Overcurrent Protection With Latch

Toggle EN (below ENF) or power cycle Vs below  $V_{SPORF}$  to reset the latch. At low edge, the timer counter is reset and  $C_{TMR}$  is discharged.




图 9-6. Overcurrent Protection With Latch Timing Diagram

#### 9.3.3.3 Short Circuit Protection (ISCP)

LM749x0-Q1 offers fast response to any short circuit events with the short circuit protection feature. Once the voltage across CS+ and CS – exceeds the ISCP set point of 20-mV typical (default threshold), HGATE is pulled to OUT within 5  $\mu$ s protecting the HFET. FLT asserts low at the same time. Subsequent to this event, the charge/ discharge cycles of C<sub>TMR</sub> starts similar to the behavior post FET OFF event in circuit breaker operation.

Short circuit protection threshold can be increased using an external series resistor ( $R_{ISCP}$ ) from ISCP pin to common drain point. The shift in the short circuit protection threshold can be calculated using 方程式 6.

$$V_{SNS\_SCP} = (10.5 \,\mu\text{A} \times R_{ISCP}) + 20 \,\text{mV}$$
 (6)

An additional deglitch filter consisting of  $R_{SCP}$  and  $C_{SCP}$  can be added from ISCP pin to CS – pin as shown in  $\boxtimes$  9-7 to avoid any false short circuit trigger in case of fast automotive transients such as Input Micro cuts (LV124, E-10), AC superimpose (LV124, E-06), ISO7637-2 Pulse 2A.






图 9-7. Short Circuit Protection With Deglitch Filter

Latch off can also achieved in the similar way as explained in the circuit breaker section.

#### 9.3.3.4 Analog Current Monitor Output (IMON)

LM749x0 features analog load current monitor output (IMON) with adjustable gain. The resistor connected from IMON pin to ground sets the current monitor output voltage given by 方程式 7.




图 9-8. Analog Current Monitoring

# 9.3.4 Undervoltage Protection, Overvoltage Protection, and Battery Voltage Sensing (UVLO, OV, SW)

Connect a resistor ladder as shown in \( \begin{aligned} \text{9-9} & \text{for overvoltage threshold programming.} \end{aligned} \)




图 9-9. Programming Overvoltage Threshold and Battery Sensing

A disconnect switch is integrated between A and SW pins. This switch is turned OFF when EN or SLEEP pin is pulled low. This helps to reduce the leakage current through the resistor divider network during system shutdown state (IGN\_OFF state).

When undervoltage functionality is not required then it is recommended to connect UVLO pin to EN or VS. It is recommended to connect OV pin to ground when overvoltage protection feature is not used.

#### 9.3.5 Low IQ SLEEP Mode (SLEEP)

LM749x0-Q1 supports low IQ SLEEP mode operation. This mode can be enabled by pulling  $\overline{\text{SLEEP}}$  pin low (EN = High). In SLEEP mode, device turns off internal charge pump, SW switch and disables DGATE and HGATE drive thus achieving low current consumption of 6-  $\mu$  A typical. However at the same time device power up always on loads connected on OUT pin through an internal low power MOSFET with typical on resistance of 7  $\Omega$ . In this mode device can support peak load current of 100 mA. As load is increased, voltage drop across internal MOSFET increases. Device offers overcurrent protection during sleep mode with typical overcurrent threshold of 250 mA. In case of overcurrent event during sleep mode, device protects internal FET by disconnecting the internal MOSFET switch and latching off the device. As an additional layer of protection, device also features thermal shutdown with latch off feature in SLEEP mode in case of any overheating of the device in SLEEP mode. To put the device out of the latch mode user has to toggle the  $\overline{\text{SLEEP}}$  or EN pin.

In SLEEP mode LM749x0-Q1 offers protection against input overvoltage events. Device can be configured in either overvoltage cut-off (SLEEP\_OV connected to C) or overvoltage clamp mode (SLEEP\_OV connected to VOUT) with default overvoltage threshold of 21-V typical.

If SLEEP mode feature is not required then SLEEP pin should be tied to EN. When not used SLEEP\_OV pin can be left floating.

English Data Sheet: SNOSDE6






图 9-10. LM749x0-Q1 SLEEP Mode Operation

A higher overvoltage threshold for SLEEP mode can be achieved by adding an external Zener diode between SLEEP\_OV pin to OUT/C as shown in 

9-11. This feature is useful while configuring overvoltage threshold for 24-V or 48-V powered systems.




图 9-11. Increasing SLEEP\_OV Threshold Using an External Zener Diode

#### 9.3.6 Ultra Low IQ Shutdown (EN)

The enable pin allows for the gate driver to be either enabled or disabled by an external signal. If the EN pin voltage is greater than the rising threshold, the gate driver and charge pump operates as described in *Charge Pump*. If EN pin voltage is less than the input low threshold,  $V_{(ENF)}$ , the charge pump and both the gate drivers (DGATE and HGATE) are disabled placing the LM749x0-Q1 in shutdown mode with ultra-low-current consumption of 3  $\mu$  A. The EN pin can withstand a maximum voltage of 65 V. For always ON operation, connect EN pin to VS.

# 10 Applications and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 10.1 Application Information

LM749x0-Q1 controls two N-channel power MOSFETs with DGATE used to control diode MOSFET to emulate an ideal diode and HGATE controlling second MOSFET for power path cut-off when disabled or during an overcurrent, overvoltage, undervoltage events. HGATE controlled MOSFET can be used to clamp the output during overvoltage or load dump conditions. LM749x0-Q1 can be placed into low quiescent current mode using EN or SLEEP, where both DGATE and HGATE are turned OFF.

The device has a separate supply input pin (VS). The charge pump is derived from this supply input. With the separate supply input provision and separate GATE control architecture, the LM749x0-Q1 device drives back to back connected MOSFET in common drain topology thus enabling various system architectures such as power supply ORing and Power supply priority MUX applications. With these various topologies, the system designers can design the front-end power system to meet various system design requirements.

# 10.2 Typical 12-V Reverse Battery Protection Application

A typical application circuit of LM749x0-Q1 configured in **common-drain topology** to provide reverse battery protection with overvoltage protection is shown in § 10-1.




图 10-1. Typical Application Circuit - 12-V Reverse Battery Protection, Overcurrent Protection, and Overvoltage Protection

#### 10.2.1 Design Requirements for 12-V Battery Protection

The system design requirements are listed in  $\frac{10-1}{5}$ .

# 表 10-1. Design Parameters - 12-V Reverse Battery Protection, Overcurrent Protection, and Overvoltage Protection

DESIGN PARAMETER	EXAMPLE VALUE		
Operating input voltage range	12-V battery, 12-V nominal with 3.2-V cold crank and 35-V load dump		
Output power	50 W		
Output current range	4-A nominal, 5-A maximum		
Input capacitance	0.1-µF minimum		
Output capacitance	0.1-μF minimum, (optional 100 μF for E-10 functional class A performance)		
Short circuit current limit	20 A		
Overcurrent limit	10 A		
Overvoltage cut-off	37.0 V, output cut-off > 37.0 V		
Automotive Transient Immunity Compliance	ISO 7637-2, ISO 16750-2 and LV124		

#### 10.2.2 Automotive Reverse Battery Protection

The LM749x0-Q1 feature two separate gate control and driver outputs i.e DGATE and HGATE to drive back to back N-channel MOSFETs. This enables LM749x0-Q1 to provide comprehensive immunity with robust system protection during various automotive transient tests as per ISO 7637-2 and ISO 16750-2 standard as well as other automotive OEM standards. For more information, see the *Automotive EMC-compliant reverse-battery protection with ideal-diode controllers* article.

LM749x0-Q1 gate drive output DGATE controls MOSFET Q1 to provide reverse battery protection and true reverse current blocking functionality. HGATE controls MOSFET Q2 to turn off the power path during input overvoltage condition. Resistor network R1, R2 and R3, R4 connected from SW pin to ground can be configured for undervoltage and overvoltage protection. Bi-directional TVS D1 clamps the automotive transient input voltages on the 12-V battery, both positive and negative transients, to voltage levels safe for MOSFET Q1 and LM749x0-Q1.

Fast reverse current blocking response and quick reverse recovery enables LM749x0-Q1 to turn ON/OFF MOSFET Q1 during AC super imposed input specified by ISO 16750-2 and LV124 E-06 and provide active rectification of the AC input superimposed on DC battery voltage. Fast reverse current blocking response of LM749x0-Q1 helps to turn off MOSFET Q1 during negative transients inputs such as - 150-V 2-ms Pulse 1 specified in ISO 7637-2 and input micro short conditions such as LV124 E-10 test.

#### 10.2.2.1 Input Transient Protection: ISO 7637-2 Pulse 1

ISO 7637-2 Pulse 1 specifies negative transient immunity of electronic modules connected in parallel with an inductive load when the battery is disconnected. A typical pulse 1 specified in ISO 7637-2 starts with battery disconnection where supply voltage collapses to 0 V followed by - 150 V 2 ms applied with a source impedance of 10  $\Omega$  at a slew rate of 1  $\mu$ s on the supply input. LM749x0-Q1 blocks reverse current and prevents the output voltage from swinging negative, protecting the rest of the electronic circuits from damage due to negative transient voltage. MOSFET Q1 is quickly turned off within 0.5  $\mu$ s by fast reverse comparator of LM749x0-Q1. A single bi-directional TVS is required at the input to clamp the negative transient pulse within the operating maximum voltage across cathode to anode of 85 V and does not violate the MOSFET Q1 drain-source breakdown voltage rating.

ISO 7637-2 Pulse 1 performance of LM749x0-Q1 is shown in 图 10-2.





图 10-2. ISO 7637-2 Pulse 1

### 10.2.2.2 AC Super Imposed Input Rectification: ISO 16750-2 and LV124 E-06

Alternators are used to power the automotive electrical system and charge the battery during normal runtime of the vehicle. Rectified alternator output contains residual AC ripple voltage superimposed on the DC battery voltage due to various reasons which includes engine speed variation, regulator duty cycle with field switching ON/OFF and electrical load variations. On a 12-V battery supply, alternator output voltage is regulated by a voltage regulator between 14.5 V to 12.5 V by controlling the field current of alternator's rotor. All electronic modules are tested for proper operation with superimposed AC ripple on the DC battery voltage. AC super imposed test specified in ISO 16750-2 and LV124 E-06 requires AC ripple of 2-V peak-peak on a 13.5-V DC battery voltage, swept from 15 Hz to 30 kHz. LM74900-Q1 rectifies the AC superimposed voltage by turning the MOSFET Q1 OFF quickly to cut-off reverse current and turning the MOSFET Q1 ON quickly during forward conduction. Active rectification of 2-V peak-peak 30-kHz AC input by LM749x0-Q1 is shown in Figure 10-3. LM74910-Q1 has higher DGATE strength and is capable of achieving active rectification at AC superimpose frequency of 200-kHz as shown in Secretary 10-4. Fast turn off and quick turn ON of the MOSFET reduces power dissipation in the MOSFET Q1 and active rectification reduces power dissipation in the output hold-up capacitor's ESR by half.






图 10-3. AC Super Imposed Test - 2-V Peak-Peak 30 kHz




图 10-4. AC Super Imposed Test - 2-V Peak-Peak 200 kHz (LM74910-Q1)

#### 10.2.2.3 Input Micro-Short Protection: LV124 E-10

E-10 test specified in LV124 standard checks for immunity of electronic modules to short interruptions in power supply input due to contact issues or relay bounce. During this test (case 2), micro-short is applied on the input for a duration as low as 10  $\mu$ s to several ms. For a functional pass status A, electronic modules are required to run uninterrupted during the E-10 test (case 2) with 100- $\mu$ s duration. Dual-Gate drive architecture of LM749x0-Q1, DGATE and HGATE, enables to achieve a functional pass status A with optimum hold up capacitance on the output when compared to a single gate drive controller. When input micro-short is applied for 100  $\mu$ s, LM749x0-Q1 quickly turns off MOSFET Q1 by shorting DGATE to ANODE (source of MOSFET) within 0.5  $\mu$ s to prevent the output from discharging and the HGATE remains ON keeping MOSFET Q2 ON, enabling fast recovery after the input short is removed.

Performance of LM749x0-Q1 during E10 input power supply interruption test case 2 is shown in Figure 10-4. After the input short is removed, input voltage recovers and VAC voltage crosses forward turn on threshold  $(V_{AC\_FWD})$ , MOSFET Q1 is turned back ON quickly. Note that dual-gate drive topology allows MOSFET Q2 to remain ON during the test and helps in restoring the input power faster. Output voltage remains unperturbed during the entire duration, achieving functional status A.



图 10-5. Input Micro-Short - LV124 E10 TC 2 100 µs

#### 10.2.3 Detailed Design Procedure

#### 10.2.3.1 Design Considerations

表 10-1 summarizes the design parameters that must be known for designing an automotive reverse battery protection circuit with overvoltage cut-off. During power up, inrush current through MOSFET Q2 needs to be limited so that the MOSFET operates well within its SOA. Maximum load current, maximum ambient temperature and thermal properties of the PCB determine the R<sub>DSON</sub> of the MOSFET Q2 and maximum operating voltage determines the voltage rating of the MOSFET Q2. Selection of MOSFET Q1 is determined mainly by the maximum operating load current, maximum ambient temperature, maximum frequency of AC super imposed voltage ripple and ISO 7637-2 pulse 1 requirements. overvoltage threshold is decided based on the rating of downstream DC/DC converter or other components after the reverse battery protection circuit. A single bidirectional TVS or two back-back uni-directional TVS are required to clamp input transients to a safe operating level for the MOSFETs Q1, Q2 and LM749x0-Q1.

#### 10.2.3.2 Charge Pump Capacitance VCAP

Minimum required capacitance for charge pump VCAP is based on input capacitance of the MOSFET Q1,  $C_{ISS(MOSFET\ Q1)}$  and input capacitance of Q2  $C_{ISS(MOSFET)}$ .

Charge Pump VCAP: Minimum 0.1  $\mu F$  is required; recommended value of VCAP ( $\mu F$ )  $\geqslant$  10 x (  $C_{ISS(MOSFET\_Q1)} + C_{ISS(MOSFET\_Q2)}$ ) ( $\mu F$ )

#### 10.2.3.3 Input and Output Capacitance

A minimum input capacitance C<sub>IN</sub> of 0.1 μF and output capacitance C<sub>OLIT</sub> of 0.1 μF is recommended.

#### 10.2.3.4 Hold-Up Capacitance

Usually bulk capacitors are placed on the output due to various reasons such as uninterrupted operation during power interruption or micro-short at the input, hold-up requirements for doing a memory dump before turning of the module and filtering requirements as well. This design considers minimum bulk capacitors requirements for meeting functional status "A" during LV124 E10 test case 2 100-µs input interruption. To achieve functional pass status A, acceptable voltage droop in the output of LM74900-Q1 is based on the UVLO settings of downstream DC-DC converters. For this design, drop from 12 V to 6.5 V in output voltage for 100 µs is considered (assuming downstream converter with 5-V output) and the minimum hold-up capacitance required is calculated by

$$C_{HOLD\_UP\_MIN} = \frac{I_{LOAD} \times 100 \ \mu s}{\Delta \ V_{OUT}}$$
(8)

Minimum hold-up capacitance required for 5.5-V drop in 100 μs is 100 μF. Note that the typical application circuit shows the hold-up capacitor as optional because not all designs require hold-up capacitance.

#### 10.2.3.5 Selection of Current Sense Resistor, R<sub>SNS</sub>

LM749x0-Q1 has integrated short circuit detection comparator with default sense threshold of 20 mV. For this application, short circuit limit is set to 20 A. The sense resistor value based on short circuit comparator can be calculated by 方程式 9.

$$R_{SENSE} = \frac{V_{SENSE}}{I_{SCP}}$$
(9)

Select a 1-m $\Omega$  resistor with 1% tolerance to set short circuit protection limit of 20 A.

#### 10.2.3.6 Selection of Scaling Resistor (R<sub>SET</sub>) and Short-Circuit Protection Setting Resistor (R<sub>SCP</sub>)

 $R_{SET}$  is the resistor connected between VS and CS+ pins. This resistor scales the overcurrent protection threshold voltage and coordinates with  $R_{ILIM}$  and  $R_{IMON}$  to determine the overcurrent protection threshold and current monitoring output. The recommended range of RSET is 50  $\Omega$  to 100  $\Omega$ . RSET is selected as 50  $\Omega$ , 1% for this design example.

LM749x0-Q1 default short circuit threshold of 20 mV can be shifted to higher value as given by 方程式 10.

$$V_{SNS\_SCP} = (10.5 \,\mu\text{A} \times R_{ISCP}) + 20 \,\text{mV}$$
 (10)

For this application, ISCP pin is shorted directly to common drain point. User has a flexibility to populate suitable value of RSCP resistor to adjust short circuit protection current limit and also gives flexibility in terms of selecting different current sense resistor value.

An additional de-glitch filter (optional) consisting of  $R_{SCP}$  and  $C_{SCP}$  can be added from ISCP pin to CS – pin as shown in 200 10-1 to avoid any false short circuit trigger in case of fast automotive transients such as Input Micro cuts (LV124, E-10), AC superimpose (LV124, E-06), ISO7637-2 Pulse 2 A.

# 10.2.3.7 Overcurrent Limit (ILIM), Circuit Breaker Timer (TMR), and Current Monitoring Output (IMON) Selection

# Programming the Overcurrent Protection Threshold - R<sub>ILIM</sub> Selection

The R<sub>ILIM</sub> sets the overcurrent protection (circuit breaker detection) threshold, whose value can be calculated using 方程式 11.

$$R_{(ILIM)} = \frac{12 \times R_{SET}}{R_{SENSE} \times I_{LIM}}$$
(11)

To set 10 A as overcurrent protection threshold,  $R_{ILIM}$  value is calculated to be 60 k $\Omega$ . Choose the closest available standard value: 60 k $\Omega$ , 1%.

# Programming the Circuit Breaker Time - C<sub>TMR</sub> Selection

For the design example under discussion, overcurrent transients are allowed for 1-ms duration. This blanking interval,  $T_{OC}$  (or circuit breaker interval,  $T_{CB}$ ) can be set by selecting appropriate capacitor  $C_{TMR}$  from TMR pin to ground. The value of CTMR to set 1 ms for TOC can be calculated using 方程式 12.

$$T_{(OC)} = 1.2 \times \frac{C_{TMR}}{82.3 \,\mu\text{A}}$$
 (12)

Choose closest available standard value: 68 nF, 10%.

#### Programming Current Monitoring Output - R<sub>IMON</sub> Selection

Voltage at IMON pin  $V_{IMON}$  is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The  $R_{IMON}$  must be selected based on the maximum load current and the input voltage range of the ADC used.  $R_{IMON}$  is set using 方 程式 13.

$$V_{\text{IMON}} = \frac{0.9 \times V_{\text{SENSE}} \times R_{\text{IMON}}}{R_{\text{SET}}}$$
(13)

For this application example, VIMON is selected to be 2.7 V at full load current of 5 A. RIMON value of 30.1 k $\Omega$ , 1% is selected.

#### 10.2.3.8 Overvoltage Protection and Battery Monitor

Resistors  $R_1$ ,  $R_2$  and  $R_3$ ,  $R_4$  connected from SW pin to ground is used to program the undervoltage and overvoltage threshold. The resistor values required for setting the undervoltage threshold ( $V_{\text{UVLO}}$  to 5.5 V) and overvoltage threshold ( $V_{\text{OV}}$  to 37.0 V) a are calculated by solving



$$V_{UVLOF} = \frac{R_2 \times V_{UVSET}}{(R_1 + R_2)} \tag{14}$$

$$V_{OVR} = \frac{R_4 \times V_{OVSET}}{(R_3 + R_4)} \tag{15}$$

For minimizing the input current drawn from the battery through resistors R<sub>1</sub>, R<sub>2</sub>, and R<sub>3</sub>; it is recommended to use higher value of resistance. Using high value resistors will add error in the calculations because the current through the resistors at higher value will become comparable to the leakage current into the OV pin. Maximum leakage current into the OV pin is 1 μA and choosing total ladder resistor < 120 k Ω ensures current through resistors is 100 times greater than leakage through OV pin.

Based on the device electrical characteristics,  $V_{UVLOF}$  is 0.55 V. Select  $R_1$  = 100 k  $\Omega$ . Solving Equation 14 gives  $R_2$  = 11.5 k $\Omega$ . Solving Equation 15 with R3 selected as 100 k $\Omega$  and  $V_{OVR}$  = 0.6 V gives  $R_4$  = 1.65 k $\Omega$  as standard 1% resistor values closest to the calculated resistor values.

An optional capacitor C<sub>UV</sub> can be placed in parallel with R2 on UVLO resistor ladder in order to filter out any fast undervoltage transients on battery lines to avoid false UVLO trigger.

For this application example separate resistor ladder is selected to program overvoltage and undervoltage threshold. However common resistor ladder from SW pin to ground can also be used as shown in 🗵 9-9.

#### 10.2.4 MOSFET Selection: Blocking MOSFET Q1

For selecting the blocking MOSFET Q1, important electrical parameters are the maximum continuous drain current  $I_D$ , the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , the maximum source current through body diode and the drain-to-source ON resistance R<sub>DSON</sub>.

The maximum continuous drain current, ID, rating must exceed the maximum continuous load current.

The maximum drain-to-source voltage, V<sub>DS(MAX)</sub>, must be high enough to withstand the highest differential voltage seen in the application. This would include all the automotive transient events and any anticipated fault conditions. It is recommended to use MOSFETs with  $V_{DS}$  voltage rating of 60 V along with a single bidirectional TVS or a V<sub>DS</sub> rating 40-V maximum rating along with two unidirectional TVS connected back-back at the input.

The maximum V<sub>GS</sub> LM74900-Q1 can drive is 14 V, so a MOSFET with 15-V minimum V<sub>GS</sub> rating should be selected. If a MOSFET with < 15-V V<sub>GS</sub> rating is selected, a zener diode can be used to clamp V<sub>GS</sub> to safe level, but this would result in increased IQ current.

To reduce the MOSFET conduction losses, lowest possible R<sub>DS(ON)</sub> is preferred, but selecting a MOSFET based on low R<sub>DS(ON)</sub> may not be beneficial always. Higher R<sub>DS(ON)</sub> will provide increased voltage information to LM74900-Q1's reverse comparator at a lower reverse current. Reverse current detection is better with increased R<sub>DS(ON)</sub>. Choosing a MOSFET with < 50-mV forward voltage drop at maximum current is a good starting point.

For active rectification of AC super imposed ripple on the battery supply voltage, gate-source charge Q<sub>GS</sub> of Q1 must be selected to meet the required AC ripple frequency. Maximum gate-source charge Q<sub>GS</sub> (at 4.5-V V<sub>GS</sub>) for active rectification every cycle is

$$Q_{GS\_MAX} = \frac{1.3mA}{F_{AC\_RIPPLE}}$$
 (16)

Where 1.3 mA is minimum charge pump current at 7-V VDGATE-VA, FAC RIPPLE is frequency of the AC ripple superimposed on the battery and  $Q_{GS\ MAX}$  is the  $Q_{GS\ value}$  specified in manufacturer datasheet at 6-V  $V_{GS}$ . For active rectification at  $F_{AC\ RIPPLE}$  = 30  $\bar{K}Hz$ ,  $Q_{GS\ MAX}$  = 43 nC.

Based on the design requirements, BUK7Y4R8-60E MOSFET is selected and its ratings are:

60-V V<sub>DS(MAX)</sub> and ±20-V V<sub>GS(MAX)</sub>

- $R_{DS(ON)}$  5.0-m  $^{\Omega}$  typical at 5-V  $V_{GS}$  and 2.9-m  $^{\Omega}$  rated at 10-V  $V_{GS}$
- MOSFET QGS 17.4 nC

Thermal resistance of the MOSFET should be considered against the expected maximum power dissipation in the MOSFET to ensure that the junction temperature (T<sub>J</sub>) is well controlled.

#### 10.2.5 MOSFET Selection: Hot-Swap MOSFET Q2

The V<sub>DS</sub> rating of the MOSFET Q2 should be sufficient to handle the maximum system voltage along with the input transient voltage. For this 12-V design, transient overvoltage events are during suppressed load dump 35 V 400 ms and ISO 7637-2 pulse 2 A 50 V for 50 µs. Further, ISO 7637-2 Pulse 3B is a very fast repetitive pulse of 100 V 100 ns that is usually absorbed by the input and output ceramic capacitors and the maximum voltage on the 12-V battery can be limited to < 40 V the minimum recommended input capacitance of 0.1 µF. The 50-V ISO 7637-2 Pulse 2 A can also be absorbed by input and output capacitors and its amplitude could be reduced to 40-V peak by placing sufficient amount of capacitance at input and output. However for this 12-V design, maximum system voltage is 50 V and a 60-V V<sub>DS</sub> rated MOSFET is selected.

The VGS rating of the MOSFET Q2 should be higher than that maximum HGATE-OUT voltage 15 V.

Inrush current through the MOSFET during input hot-plug into the 12-V battery is determined by output capacitance. External capacitor on HGATE, CDVDT is used to limit the inrush current during input hot-plug or start-up. The value of inrush current determined by 方程式 2 need to be selected to ensure that the MOSFET Q2 is operating well within its safe operating area (SOA). To limit inrush current to 0.5 A, C<sub>DVDT</sub> value of 10.0 nF is chosen.

Duration of inrush current is calculated by 方程式 17.

$$T_{INRUSH} = \frac{V_{IN} \times C_{OUT}}{I_{INRUSH}}$$
 (17)


Calculated inrush current duration is 2.5 ms with 0.5-A inrush current.


MOSFET BUK7Y4R8-60E having 60-V VDS and ±20-V VGS rating is selected for Q2. Power dissipation during inrush is well within the MOSFET's safe operating area (SOA).

#### 10.2.6 TVS Selection


A 600-W SMBJ TVS such as SMBJ33CA is recommended for input transient clamping and protection. For detailed explanation on TVS selection for 12-V battery systems, refer to TVS Selection for 12-V Battery Systems.


#### 10.2.7 Application Curves
















#### 10.3 Addressing Automotive Input Reverse Battery Protection Topologies With LM749x0-Q1

The LM749x0-Q1 dual gate drive architecture can address various MOSFET control topologies such as ideal diode FET only, high-side switch controller only, dual OR-ing with load disconnect, and priority power muxing. This enables system designers to use LM749x0-Q1 as a plug and place component to meet various automotive front end protection solutions with a common controller. For additional details on overview of different automotive reverse battery protection topologies that can be addressed using LM749x0-Q1, refer to Addressing Automotive Reverse Battery Protection Toplogies using LM749x0-Q1.

#### 10.4 Power Supply Recommendations

#### 10.4.1 Transient Protection

When the external MOSFETs turn OFF during the conditions such as overvoltage cut-off, reverse current blocking, overcurrent cut-off, EN causing an interruption of the current flow, the input line inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device.
- · Using large PCB GND plane.

- www.ti.com.cn
- Use of a Schottky diode across the output and GND to absorb negative spikes.
- A low value ceramic capacitor ( $C_{(IN)}$  to approximately 0.1  $\mu$  F) to absorb the energy and dampen the

The approximate value of input capacitance can be estimated with Equation 8.

$$V_{\text{spike(Absolute)}} = V_{\text{(IN)}} + I_{\text{(Load)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$
(18)

#### where

- V<sub>(IN)</sub> is the nominal supply voltage
- $I_{(LOAD)}$  is the load current
- L<sub>(IN)</sub> equals the effective inductance seen looking into the source
- C<sub>(IN)</sub> is the capacitance present at the input

Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the Absolute Maximum Ratings of the device. These transients can occur during EMC testing such as automotive ISO7637 pulses.




图 10-23. Typical Application Diagram

### 10.4.2 TVS Selection for 12-V Battery Systems

In selecting the TVS, important specifications are breakdown voltage and clamping voltage. The breakdown voltage of the TVS for positive transients must be higher than 24-V jump start voltage and 35-V suppressed load dump voltage and less than the maximum ratings of LM749x0-Q1 (65 V). The breakdown voltage of TVS for negative transients must be beyond than maximum reverse battery voltage - 16 V, so that the TVS - is not damaged due to long time exposure to reverse connected battery.

Clamping voltage is the voltage the TVS diode clamps in high current pulse situations and this voltage is much higher than the breakdown voltage. In the case of an ISO 7637-2 pulse 1, the input voltage goes up to - 150 V with a generator impedance of 10  $\Omega$ . This action translates to 15 A flowing through the TVS -, and the voltage across the TVS is close to its clamping voltage.

The next criterion is that the absolute maximum rating of cathode to anode voltage of the LM749x0-Q1 (85 V) and the maximum VDS rating MOSFET are not exceeded. In the design example, 60-V rated MOSFET is chosen and maximum limit on the cathode to anode voltage is 60 V.

During ISO 7637-2 pulse 1, the anode of LM749x0-Q1 is pulled down by the ISO pulse, clamped by TVS - and the MOSFET Q1 is turned off quickly to prevent reverse current from discharging the bulk output capacitors.

When the MOSFET turns off, the cathode to anode voltage seen is equal to (TVS Clamping voltage + Output capacitor voltage). If the maximum voltage on output capacitor is 16 V (maximum battery voltage), then the clamping voltage of the TVS - must not exceed, (60 V - 16) V = -44 V.

The SMBJ33CA TVS diode can be used for 12-V battery protection application. The breakdown voltage of 36.7 V meets the jump start, load dump requirements on the positive side and 16-V reverse battery connection on the negative side. During ISO 7637-2 pulse 1 test, the SMBJ33CA clamps at -44 V with 12 A of peak surge current as shown in and it meets the clamping voltage  $\leq$  44 V. SMBJ series of TVS' are rated up to 600-W peak pulse power levels and are sufficient for ISO 7637-2 pulses.

### 10.5 Layout

# 10.5.1 Layout Guidelines

- For the ideal diode stage, connect A, DGATE, and C pins of LM749x0-Q1 close to the MOSFET SOURCE, GATE and, DRAIN pins.
- For the load disconnect stage, connect HGATE and OUT pins of LM749x0-Q1 close to the MOSFET GATE and SOURCE pins.
- The high current path of for this solution is through the MOSFET, therefore it is important to use thick and short traces for source and drain of the MOSFET to minimize resistive losses.
- Follow kelvin connection for connecting CS+ and CS- pin to external current sense resistor.
- The DGATE pin of the LM749x0-Q1 must be connected to the MOSFET GATE with short trace.
- Place transient suppression components close to LM749x0-Q1.
- Place the decopuling capacitor, C<sub>VS</sub> close to VS pin and chip GND.
- The charge pump capacitor across CAP and VS pins must be kept away from the MOSFET to lower the thermal effects on the capacitance value.




图 10-24. Example Layout



# 11 Device and Documentation Support

# 11.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 11.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 11.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

# 11.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LM74900QRGERQ1	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 74900Q
LM74900QRGERQ1.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 74900Q
LM74910QRGERQ1	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 74910Q
LM74910QRGERQ1.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 74910Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Jul-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM74900QRGERQ1	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LM74910QRGERQ1	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 21-Jul-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM74900QRGERQ1	VQFN	RGE	24	3000	367.0	367.0	35.0
LM74910QRGERQ1	VQFN	RGE	24	3000	367.0	367.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H








### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司