


LM74721-Q1 具有有源整流特性的无 TVS 低 IQ 汽车类反向电池保护理想二极管控制器

1 特性

- 具有符合 AEC-Q100 标准的下列特性
 - 器件温度等级 1 :
 - 40°C 至 +125°C 环境工作温度范围
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C4B
- 3V 至 65V 输入范围
- 反向输入保护低至 -33V
- 针对输入的无 TVS 运行集成 VDS 钳位，从而实现符合 ISO7637 标准的脉冲抑制
- 低静态电流：运行时 35µA (最大值)
- 3.3µA (最大值) 低关断电流 (EN = 低电平)
- 17 mV 阳极至阴极正向压降调节下，理想二极管正常运行
- 驱动外部背对背 N 沟道 MOSFET
- 集成型 30mA 升压稳压器
- 快速响应反向电流阻断 : 0.5 µs
- 高达 100 kHz 的有源整流
- 可调节过压保护
- 采用节省空间的 12 引脚 WSON 封装
- 与 LM74720-Q1 引脚对引脚兼容

2 应用

- 汽车电池保护
 - ADAS 域控制器
 - 摄像头、雷达 ECU
 - 出色的音频放大器
 - 抬头显示



适用于 12V 电池供电汽车类应用的低 IQ、无 TVS 理想二极管


3 说明

LM74721-Q1 理想二极管控制器可驱动和控制外部背对背 N 沟道 MOSFET，从而模拟具有电源路径开/关控制和过压保护功能的理想二极管整流器。3V 至 65V 的宽输入电源电压可保护和控制 12V 汽车类电池供电的 ECU。该器件可承受并保护负载免受低至 -33V (直流) 负电源电压的影响。集成的理想二极管控制器 (GATE) 可驱动第一个 MOSFET 来代替肖特基二极管，以实现反向输入保护和输出电压保持功能。集成的 VDS 钳位功能可实现输入无 TVS 的系统设计，从而在汽车应用中实现符合 ISO7637 标准的脉冲抑制。具有快速导通和关断比较器的强大升压稳压器可确保在汽车测试 (如 ISO16750 或 LV124) 期间实现稳健、高效的 MOSFET 开关性能，期间 ECU 会收到输入短时中断以及频率高达 100kHz 的交流叠加输入信号。运行期间的低静态电流 35µA (最大值) 可实现常开型系统设计。在电源路径中使用了第二个 MOSFET 的情况下，该器件允许使用 EN 引脚实现负载断开控制。在 EN 处于低电平时，静态电流降至 3.3 µA (最大值)。该器件具有可调节过压切断保护功能，可提供负载突降保护。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
LM74721-Q1	WSON (12)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



无 TVS 条件下的 ISO7637-2 脉冲 1 性能



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

Table of Contents

1 特性	1	9 Application and Implementation	17
2 应用	1	9.1 Application Information.....	17
3 说明	1	9.2 Typical 12-V Reverse Battery Protection Application.....	17
4 Revision History	2	9.3 What to Do and What Not to Do	22
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	23
6 Specifications	4	10.1 Transient Protection.....	23
6.1 Absolute Maximum Ratings.....	4	11 Layout	24
6.2 ESD Ratings.....	4	11.1 Layout Guidelines.....	24
6.3 Recommended Operating Conditions.....	4	11.2 Layout Example.....	24
6.4 Thermal Information.....	5	12 Device and Documentation Support	25
6.5 Electrical Characteristics.....	5	12.1 接收文档更新通知.....	25
6.6 Switching Characteristics.....	7	12.2 支持资源.....	25
6.7 Typical Characteristics.....	8	12.3 Trademarks.....	25
7 Parameter Measurement Information	11	12.4 Electrostatic Discharge Caution.....	25
8 Detailed Description	12	12.5 术语表.....	25
8.1 Overview.....	12	13 Mechanical, Packaging, and Orderable	25
8.2 Functional Block Diagram.....	12	Information.....	25
8.3 Feature Description.....	12		
8.4 Shutdown Mode.....	16		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (February 2022) to Revision B (July 2022)	Page
• 将状态从“预告信息”更改为“量产数据”	1
<hr/>	
Changes from Revision * (September 2021) to Revision A (February 2022)	Page
• 更新了数据表标题.....	1
• Updated the <i>Load Disconnect Switch Control (PD)</i> description.....	14

5 Pin Configuration and Functions




图 5-1. WSON 12-Pin DRR Transparent Top View

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	LM74721-Q1 DRR-12 (WSON)		
GATE	1	O	Diode controller gate drive output. Connect to the GATE of the external MOSFET.
A	2	I	Anode of the ideal diode. Connect to the source of the external MOSFET.
VSNS	3	I	Voltage sensing input
SW	4	I	Voltage sensing disconnect switch terminal. VSNS and SW are internally connected through a switch. Use SW as the top connection of the battery sensing or OV resistor ladder network. When EN is pulled low, the switch is OFF, disconnecting the resistor ladder from the battery line, thereby cutting off the leakage current. If the internal disconnect switch between VSNS and SW is not used, then short them together and connect to C pin.
OV	5	I	Adjustable overvoltage threshold input. Connect a resistor ladder across SW to OV terminal. When the voltage at OV exceeds the overvoltage cutoff threshold, then the PD is pulled low turning OFF the HSFET. PD is driven high when the sense voltage goes below the OV falling threshold.
EN	6	I	EN Input. Connect to A or C pin for always ON operation. In this mode, the device consumes an IQ of 35 μ A (maximum) that can be driven externally from a micro controller I/O. Pulling this pin low below 0.5 V enters the device in low IQ shutdown mode.
GND	7	G	Connect to the system ground plane.
PD	8	O	Pull down connection for the external HSFET. Connect to the GATE of the external FET. Leave PD pin floating if the load disconnect FET is not used.
LX	9	I	Switch node of the internal boost regulator. This node must be kept small on the PCB for good performance and low EMI. Connect the boost inductor between this pin and the DRAIN connection of the external FET.
CAP	10	O	Boost Regulator Output. This pin is used to provide a drive voltage to the gate driver of the ideal diode stage as well as drive supply for the HSFET. Connect a 1- μ F capacitor between this pin and the VS pin.
VS	11	I	Supply voltage pin. Place 0.1- μ F capacitor from VS pin to GND.
C	12	I	Cathode of the ideal diode. Connect to the DRAIN of the external MOSFET. The voltage sensed at this pin is used to control the external MOSFET GATE. This pin must be locally bypassed with at least 1 μ F.
RTN	Thermal Pad	—	Leave exposed pad floating. Do not connect to GND plane.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input Pins	A to GND	- ($V_{CLAMP} + 1$)	70	V
Input Pins	VS, C to GND	- 0.3	70	
Input Pins	VSNS, SW, EN, OV to GND, $V_{(A)} > 0$ V	- 0.3	70	
Input Pins	VSNS, SW, EN, OV to GND, $V_{(A)} \leq 0$ V	$V_{(A)}$	(70 + $V_{(A)}$)	
Input Pins	C to GND, $V_{(A)} \leq 0$ V	- 1	(70 + $V_{(A)}$)	
Input Pins	RTN to GND	- ($V_{CLAMP} + 1$)	0.3	
Input Pins	I_{VSNS}, I_{SW}	- 1	10	mA
Input Pins	$I_{EN}, I_{OV}, V_{(A)} > 0$ V	- 1		
Input Pins	$I_{EN}, I_{OV}, V_{(A)} \leq 0$ V	Internally limited		
Output Pins	CAP to C	- 0.3	15.9	V
Output Pins	CAP to A	- 0.3	$V_{CLAMP} + 15.9$	
Output Pins	GATE to A	- 0.3	15	
Output Pins	LX, CAP, PD to GND	- 0.3	85	
Output to Input Pins	C to A	- 5	V_{CLAMP}	
Operating junction temperature, T_j ⁽²⁾		- 40	150	°C
Storage temperature, T_{stg}		- 40	150	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged device model (CDM), per AEC Q100-011	±750	
		Other pins	±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
Input Pins	A to GND	- 60		65	V
	VS, C to GND			65	
	EN to GND	- 60		65	
External capacitance	A	0.1			μF
	CAP to VS	1			
External Inductor	LX	100			μH

6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
External MOSFET max V _{DS} rating		60			V
External MOSFET max V _{GS} rating	GATE to A	15			
T _J	Operating junction temperature range ⁽²⁾	- 40	150	150	°C

(1) Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see [Electrical Characteristics](#).

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM74721-Q1	UNIT
		DRR (WSON)	
		12 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	61.6	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	50	°C/W
R _{θ JB}	Junction-to-board thermal resistance	32.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	32.7	°C/W
R _{θ JC}	Junction-to-case (bottom) thermal resistance	6.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

T_J = - 40°C to +125°C; typical values at T_J = 25°C, V_(A) = V_(VS) = 12 V, C_(CAP) = 1 μF, V_(EN) = 2 V, over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_A, V_(VS) SUPPLY VOLTAGE					
V _{CLAMP}	V _(C - A) clamp voltage		34.5	43	V
V _(A POR)	VA POR Rising threshold		3.1	3.4	
	VA POR Falling threshold		2.2	2.6	
V _(VS)	Minimum Voltage at VS			3	V
	VS POR Rising		2.58	2.8	
	VS POR Falling		2.35	2.6	
I _(SHDN)	Shutdown Supply Current	V _(EN) = 0 V		2	3.3
I _(Q)	Total System Quiescent Current	V _(EN) = 2 V, Active Rectifier Controller In Regulation, - 40°C ≤ T _J ≤ +85°C		27	32
		V _(EN) = 2 V, Active Rectifier Controller In Regulation, - 40°C ≤ T _J ≤ +125°C		27	35
ENABLE INPUT					
V _(EN_IH)	Enable input high threshold			2	V
V _(EN_IL)	Enable input low threshold		0.5	0.85	
V _(EN_Hys)	Enable Hysteresis			485	mV
I _(EN)	Enable sink current	V _(EN) = 12 V		55	155
V_{ANODE} to V_{CATHODE}					

6.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical values at $T_J = 25^{\circ}\text{C}$, $V_{(A)} = V_{(\text{VS})} = 12\text{ V}$, $C_{(\text{CAP})} = 1\text{ }\mu\text{F}$, $V_{(\text{EN})} = 2\text{ V}$, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(\text{AC_REG})}$	Regulated Forward $V_{(\text{AC})}$ Threshold	$V_{(\text{AC})} = 12\text{ V}$, $V_{(\text{VS})} = 12\text{ V}$, $V_{(\text{EN})} = 2\text{ V}$, $C_{(\text{CAP})} = 1\text{ }\mu\text{F}$	9	16.4	22.7	mV
$V_{(\text{AC_FWD})}$	$V_{(\text{AC})}$ threshold from RCB to Forward conduction		75	105	140	
$V_{(\text{AC_REV})}$	$V_{(\text{AC})}$ threshold for reverse current blocking		-12	-5.65	-1.3	
GATE DRIVE						
$V_{(\text{GATE})} - V_{(A)}$		$3\text{V} < V_{(\text{VS})} < 65\text{V}$	9.5	13	13	V
$I_{(\text{GATE_Pull down})}$	Peak Pulldown current	$V_{(A)} - V_{(\text{C})} = -20\text{ mV}$, $V_{(\text{GATE})} - V_{(A)} = 100\text{ mV}$		2.5		A
$I_{(\text{GATE})}$	Regulation max sink current	$V_{(A)} - V_{(\text{C})} = 0\text{ V}$, $V_{(\text{GATE})} - V_{(A)} = 5\text{ V}$	14	26	39	μA
$R_{(\text{GATE})}$	GATE pulldown resistance	$V_{(A)} - V_{(\text{C})} = -20\text{ mV}$, $V_{(\text{GATE})} - V_{(A)} = 100\text{ mV}$		1.2		Ω
BOOST REGULATOR CHARGE PUMP						
$V_{(\text{CAP})} - V_{(\text{C})}$	Boost output rising threshold		13	15.5	15.5	V
	Hysteresis			1.1		
$I_{(\text{CAP})}$	Boost load capacity	$V_{(\text{CAP})} - V_{(\text{VS})} = 7.5\text{ V}$		29		mA
$I_{(\text{LX})}$	Peak inductor current limit threshold	$V_{(\text{VS})} = 12\text{ V}$	110	140	170	mA
		$V_{(\text{VS})} = 3\text{ V}$			210	
$R_{(\text{LX})}$	Low side switch On-Resistance		1.3	2.7	5.1	Ω
BATTERY SENSING (VSNS, SW) AND OVER VOLTAGE DETECTION (OVP, PD)						
$R_{(\text{SW})}$	Battery sensing disconnect switch resistance		104	226	430	Ω
$V_{(\text{OVR})}$	Overvoltage threshold input, rising		1.13	1.231	1.33	V
$V_{(\text{OVF})}$	Overvoltage threshold input, falling		1.03	1.125	1.215	
$V_{(\text{OV_Hys})}$	OV Hysteresis			110		mV
$I_{(\text{OV})}$	OV Input leakage current	$0\text{ V} < V_{(\text{OV})} < 5\text{ V}$		50	110	nA
$I_{(\text{PD_SRC})}$	Pullup current	$3\text{V} < V_{(\text{S})} < 65\text{V}$	43	50	60	μA
$I_{(\text{PD_SINK})}$	Peak Pulldown current	$V_{(\text{OV})} > V_{(\text{OVR})}$	55	88	117	mA
	DC Pulldown current		7	10	14	
CATHODE						
$I_{(\text{C})}$	CATHODE sink current	$V_{(A)} = 12\text{ V}$, $V_{(A)} - V_{(\text{C})} = -100\text{ mV}$	9.4	15	15	μA
		$V_{(A)} = -14\text{ V}$, $V_{(\text{C})} = 14\text{ V}$	10.6	18	18	

6.6 Switching Characteristics

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical values at $T_J = 25^{\circ}\text{C}$, $V_{(\text{A})} = V_{(\text{VS})} = 12\text{ V}$, $C_{(\text{CAP})} = 1\text{ }\mu\text{F}$, $V_{(\text{EN})} = 2\text{ V}$, over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{A_POR(DLY)}}$	A (low to high) to GATE Turn-On delay $V_{(\text{A})} \uparrow V_{(\text{A_POR})}$ to $V_{(\text{GATE-A})} > 5\text{V}$, $C_{(\text{GATE-A})} = 10\text{ nF}$			200	μs
$t_{\text{Reverse delay}}$	Reverse voltage detection to Gate Turn-Off delay $V_{(\text{A})} - V_{(\text{C})} = +30\text{ mV}$ to -100 mV , $V_{(\text{GATE-A})} < 1\text{V}$, $C_{(\text{GATE-A})} = 10\text{ nF}$		0.47	0.81	
$t_{\text{Forward recovery}}$	Forward voltage detection to Gate Turn-On delay $V_{(\text{A})} - V_{(\text{C})} = -100\text{ mV}$ to 700 mV , $V_{(\text{GATE-A})} > 5\text{V}$, $C_{(\text{GATE-A})} = 10\text{ nF}$		1.9	2.9	
$t_{\text{EN_OFF(DLY)PD}}$	EN to PD Delay $\text{EN} \downarrow$ to $\text{PD} \downarrow$		6.5	12	
$t_{\text{OV_OFF(DLY)PD}}$	OV to PD Deglitch $\text{OV} \uparrow$ to $\text{PD} \downarrow$		0.9	1.5	
$t_{\text{PD_PK}}$	Peak Pulldown duration $I_{(\text{PD_SINK,PK})} \uparrow$ to $I_{(\text{PD_SINK,DC})} \downarrow$	11	38	65	

6.7 Typical Characteristics




图 6-1. Operating Quiescent Current vs Supply Voltage




图 6-2. Shutdown Supply Current vs Supply Voltage




图 6-3. VA POR Threshold vs Temperature




图 6-4. VS POR Threshold vs Temperature




图 6-5. Boost Comparator Threshold vs Temperature





图 6-6. Boost Loading Capacity vs Temperature

6.7 Typical Characteristics (continued)



6.7 Typical Characteristics (continued)



图 6-13. V_{CLAMP} vs Temperature

图 6-14. Anode Leakage Current vs Reverse Anode Voltage

7 Parameter Measurement Information




图 7-1. Timing Waveforms

8 Detailed Description


8.1 Overview

The LM74721-Q1 ideal diode controller drives and controls external N-Channel MOSFET to emulate an ideal diode rectifier. The wide input supply of 3 V to 65 V allows protection and control of 12-V automotive battery powered ECUs. IQ during operation ($EN = \text{High}$) is $< 35 \mu\text{A}$ and $< 3.3 \mu\text{A}$ during shutdown mode ($EN = \text{Low}$). The device can withstand and protect the loads from negative supply voltages down to -33-V DC . Integrated VDS clamp feature enables input TVS less system designs for automotive ISO7637 pulse suppression. An integrated ideal diode controller (GATE) drives the first MOSFET to replace a Schottky diode for reverse input protection and output voltage holdup. A strong 30-mA boost regulator and short turn ON and turn OFF delay times of comparator ensures fast transient response, ensuring robust and efficient MOSFET switching performance during automotive testing, such as ISO16750 or LV124, where an ECU is subjected to input short interruptions and AC superimpose input signals up to 100-kHz frequency.

The LM74721-Q1 controls the GATE of the MOSFET to regulate the forward voltage drop at 17 mV. The linear regulation scheme in these devices enables graceful control of the GATE voltage and turns off of the MOSFET during a reverse current event and ensures zero DC reverse current flow.

Low quiescent current ($< 35 \mu\text{A}$) in operation enables always ON system designs. With a second MOSFET in the power path, the device allows load disconnect control using EN pin. Quiescent current reduces to $< 3.3 \mu\text{A}$ with EN low.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Reverse Battery Protection (A, C, GATE)

A, C, GATE comprises of ideal diode stage. Connect the Source of the external MOSFET to A, Drain to C and Gate to GATE pin. The LM74721-Q1 has integrated reverse input protection down to -33 V .

In LM74721-Q1 the voltage drop across the MOSFET is continuously monitored between the A and C pins, and the GATE to A voltage is adjusted as needed to regulate the forward voltage drop at 17 mV (typical) for

LM74721-Q1. This closed loop regulation scheme enables graceful turn-off of the MOSFET during a reverse current event and ensures zero DC reverse current flow. This scheme ensures robust performance during slow input voltage ramp down tests. Along with the linear regulation amplifier scheme, the LM74721-Q1 also integrates a fast reverse voltage comparator. When the voltage drop across A and C reaches $V_{(AC_REV)}$ threshold, then the GATE goes low within 0.5 μ s (typical). This fast reverse voltage comparator scheme ensures robust performance during fast input voltage ramp down tests such as input micro-shorts. The external MOSFET is turned ON back when the voltage across A and C hits $V_{(AC_FWD)}$ threshold within 1.9 μ s (typical) for LM74721-Q1. For ideal diode only designs, connect LM74721-Q1 as shown in [图 8-1](#)




图 8-1. Configuring LM74721-Q1 for Ideal Diode Only

8.3.1.1 Input TVS Less Operation: VDS Clamp

The LM74721-Q1 features an integrated VDS clamp that operates the external MOSFET as an active clamp to dissipate the automotive ISO7637 pulse 1 transient.

When the ISO7637 pulse 1 is applied at the input:

- The GATE goes low and turns OFF the MOSFET after the voltage drop across A and C reaches $V_{(AC_REV)}$ threshold.
- After the voltage across Drain and Source of the MOSFET reaches V_{CLAMP} level (34-V minimum), it is turned ON back in saturation, operating as an active clamp and dissipates the ISO7637 pulse 1 energy.

[图 8-2](#) shows circuit operation during ISO7637 pulse 1.

Note that the reverse current flows from V_{OUT} back to input during the ISO7637 pulse 1 test dropping the V_{OUT} . The output filter must be designed to ensure that V_{OUT} does not go negative during ISO7637 pulse 1 test. For all the other ISO7637 pulses that is pulse 2a, 2b, 3a, 3b, the input and output filter components suppress these pulses.




图 8-2. LM74721-Q1 Ideal Diode Circuit Operation During ISO7637 Pulse 1

8.3.2 Load Disconnect Switch Control (PD)

The PD pin provides a 50- μ A drive and 88-mA peak pulldown strength for the load disconnect switch stage. Connect the Gate of the FET to PD pin. Place a 18-V Zener (Dz) across the FET gate and source.

For inrush current limiting, connect C_{dVdT} capacitor and R_1 as shown in 图 8-3.




图 8-3. Inrush Current Limiting

The C_{dVdT} capacitor is required for slowing down the PD voltage ramp during power up for inrush current limiting. Use 方程式 1 to calculate C_{dVdT} capacitance value.

$$C_{(dVdT)} = \frac{I_{PD_DRV} \times C_{OUT}}{I_{INRUSH}} \quad (1)$$

where I_{PD_DRV} is 50 μA (typical), I_{INRUSH} is the inrush current, and C_{OUT} is the output load capacitance. An extra resistor, R_1 , in series with the C_{dVdT} capacitor improves the turn-off time.

PD is pulled low during the following conditions:

- During an OV event with the OV pin voltage rising above the $V_{(OVR)}$ threshold
- When the EN pin is pulled low with $V_{(EN)}$ driven lower than $V_{(EN_IL)}$ level
- When the voltage at VS pin drops below the $V_{(VS\ POR)}$ falling threshold

During these conditions, the FET Q1 turns OFF with its GATE connected to its SOURCE terminal through the external Zener (Dz).

Use [方程式 2](#) to calculate the peak power dissipated in the LM74721-Q1 at the instance of PD pulldown.

$$P_{PD_peak} = V_{OUT} \times I_{PD_SINK} \quad (2)$$

where

- $I_{PD_SINK_peak}$ is the peak sink current of 88 mA (typical)

In the system designs with input voltage above 48 V, TI recommends to place a resistor, R_{PD} , in series with the PD pin as shown in [图 8-3](#). The peak power dissipation during the pulldown events gets distributed in R_{PD} and the internal PD switch. A resistor value in the range of 270 Ω to 330 Ω can be selected to limit the device power dissipation within the safe limits.

8.3.3 Overvoltage Protection and Battery Voltage Sensing (VSNS, SW, OV)

A disconnect switch is integrated between VSNS and SW pins. This switch is turned OFF when EN pin is pulled low. This action helps to reduce the leakage current through the resistor divider network during system shutdown state (IGN_OFF state).

Connect a resistor ladder as shown in [图 8-4](#) for battery voltage sensing and overvoltage threshold programming.




图 8-4. Programming Overvoltage Threshold and Battery Voltage Sensing

8.3.4 Boost Regulator

The LM74721-Q1 integrates a boost converter to provide voltage necessary to drive the external N-channel MOSFETs for the ideal diode and the load disconnect stages. The boost converter uses hysteretic mode control scheme for the output voltage ($V_{CAP}-V_{VS}$) regulation along with the constant peak inductor current limit (I_{LX}). When the CAP - VS voltage is below its nominal value of typically 11.9 V, the low side switch of the boost is turned on and the inductor current rises with the slope of VS/L approximately. After the current hits the limit of 140 mA (typical), then the low side switch is turned off and the inductor current discharges to the output till it reaches zero. The low side switch is turned on again and the switching cycle repeats until the CAP - VS voltage

has risen above the boost rising threshold of 13 V (typical). After this threshold level is reached, the boost converter switching is turned OFF to reduce the quiescent current.

For the boost converter to be enabled, the EN pin voltage must be above the specified input high threshold, $V_{(EN_H)}$. The boost converter has a maximum output load capacity of 30-mA typical. If EN pin is pulled low, then the boost converter remains disabled.

8.4 Shutdown Mode

The LM74721-Q1 enters shutdown mode when the EN pin voltage is below the specified input low threshold, $V_{(EN_L)}$. Both the gate drivers (GATE and PD) and the boost regulator are disabled in shutdown mode. During shutdown mode, the LM74721-Q1 enters low IQ operation with a total input quiescent consumption of 2 μ A (typical).

9 Application and Implementation

备注

以下应用部分中的信息不属TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

LM74721-Q1 controls two N-channel power MOSFETs with GATE used to control diode MOSFET to emulate an ideal diode and PD controlling second MOSFET for power path cutoff when disabled or during an overvoltage protection and provide inrush current limiting. IQ during operation (EN = High) is < 35 μ A and < 3.3 μ A during shutdown mode (EN = Low). LM74721-Q1 can be placed into low quiescent current mode using EN = low, where both GATE and PD are turned OFF.

9.2 Typical 12-V Reverse Battery Protection Application

图 9-1 shows a typical application circuit of LM74721-Q1 configured to provide TVS less reverse battery protection.




图 9-1. Typical Application Circuit for 12-V TVS-less Reverse Battery Protection

9.2.1 Design Requirements for 12-V Battery Protection

表 9-1 lists the system design requirements.

表 9-1. Design Parameters – 12-V Reverse Battery Protection and Overvoltage Protection

DESIGN PARAMETER	EXAMPLE VALUE
Operating input voltage range	12-V battery, 12-V nominal with 3.2-V cold crank and 35-V load dump
Output power	50 W
Output current range	4-A nominal, 5-A maximum
Input capacitance	0.1- μ F minimum
Output capacitance	220 μ F × 3
AC super imposed test	2-V peak-peak, 30 kHz (maximum)
Automotive transient immunity compliance	ISO 7637-2 with pulse 1 maximum level of -100-V peak level and 10- Ω generator impedance, ISO 16750-2 and LV124

9.2.2 Detailed Design Procedure

9.2.2.1 Boost Converter Components (C2, C3, L1)

Place a minimum of a 1- μ F capacitor across drain of the FET to GND (C2) and across CAP pin of LM74721-Q1 to drain of the FET (C3). Use a 100- μ H inductor (L1) with saturation current rating > 175 mA. Example: XPL2010-104ML from coil craft.

9.2.2.2 Input and Output Capacitance

TI recommends a minimum input capacitance C1 of 1 μ F and output capacitance C_{OUT} of 0.1 μ F.

9.2.2.3 Hold-Up Capacitance

Usually bulk capacitors are placed on the output due to various reasons, such as uninterrupted operation during power interruption or micro-short at the input, hold-up requirements for doing a memory dump before turning off the module and filtering requirements as well. This design considers minimum bulk capacitors requirements for meeting functional status "A" during LV124 E10 test case 2 100- μ s input interruption. To achieve functional pass status A, acceptable voltage droop in the output of LM74721-Q1 is based on the UVLO settings of downstream DC/DC converters. For this design, 1-V drop in output voltage for 100 μ s is considered and the minimum hold-up capacitance required is calculated by:

$$C_{(HOLD_UP_MIN)} = \frac{I_{LOAD_MAX} \times 100\mu s}{dV_{OUT}} \quad (3)$$

Minimum hold-up capacitance required for 1-V drop in 100 μ s is 500 μ F. 3 \times 220- μ F electrolytic capacitors are selected.

Also during ISO7637-2 pulse 1 transient event, LM74721-Q1 operates external MOSFET in active clamp mode, allowing reverse current to flow from output to back to the input source. The output hold-up capacitor also ensures output voltage does not swing negative when device is operating VDS clamp mode.

9.2.2.4 MOSFET Selection: Q1

For selecting the blocking MOSFET Q1, important electrical parameters are the maximum continuous drain current ID, the maximum drain-to-source voltage V_{DSD(MAX)}, the maximum drain-to-source voltage V_{GSD(MAX)}, Safe Operating Area (SOA), the maximum source current through body diode and the drain-to-source ON resistance R_{DS(ON)}.

The maximum continuous drain current (I_D) rating must exceed the maximum continuous load current.

To reduce the MOSFET conduction losses, MOSFET with the lowest possible R_{DS(ON)} is preferred, but selecting a MOSFET based on low R_{DS(ON)} cannot be beneficial always. Higher R_{DS(ON)} provides increased voltage information to LM74721-Q1 reverse current comparator at a lower reverse current. Reverse current detection is better with increased R_{DS(ON)}. Choosing a MOSFET with forward voltage drop of less than 50 mV at maximum current is a good starting point.

The maximum drain-to-source voltage, V_{DSD(MAX)}, must be high enough to withstand the highest differential voltage seen in the application. With LM74721-Q1, the maximum differential voltage across the MOSFET is V_{CLAMP(max)} of 43 V. TI recommends a minimum of 60-V VDS rated. This includes all the automotive transient events and any anticipated fault conditions.

During the ISO7637 pulse 1, the maximum VDS seen by the external MOSFET Q1 is V_{DSD(CLAMP(max))} that is 43 V. Use [方程式 4](#) to calculate the peak current during ISO7637-2 pulse 1.

$$I_{ISO_PEAK} = (V_{ISO} + V_{OUT} - V_{DSD(CLAMP(max))}) / R_S \quad (4)$$

Where

- V_{ISO} is the negative peak of the ISO7637-2 pulse 1
- V_{OUT} is the initial level of the VBATT before ISO pulse is applied
- V_{DSD(CLAMP)} is maximum VCLAMP threshold of LM74721-Q1

- R_S is the ISO7637 pulse generator input impedance (10Ω)

For ISO7637-2 pulse 1 with amplitude of -100 V , V_{OUT} nominal voltage of 13.5 V the peak current seen by MOSFET Q1 comes around 7 A .

The current profile tapers down from 7 A to 0 A from the peak of 7 A as shown in [图 9-5](#). The resulting average current ($I_{\text{ISO_AVG}}$) can be approximated as one third of the peak current that is around 2.4 A . The VDS clamp operation lasts for about 1 ms (maximum). Selecting a MOSFET with SOA characteristics covering the load line of 43 V which can support drain current greater than $(I_{\text{ISO_PEAK}} / 2)$ for 1 ms is a good starting point. For this particular design example, MOSFET which can support greater than 3.5 A of drain current at $43\text{-V } V_{\text{DS}}$ on SoA curve is suitable.

[图 9-2](#) shows typical SoA characteristics plot highlighting maximum drain current supported by the MOSFET for the duration of 1 ms . MOSFET data sheet SoA curves are typically plotted at ambient temperature, so consider sufficient margin over MOSFET parameters calculated values to ensure safe operation over desired operating temperature range.




图 9-2. Typical MOSFET SoA Characteristics

As external MOSFET dissipates ISO7637-2 pulse 1 energy, a special attention must be given while calculating maximum power dissipation and effective temperature rise. Use [方程式 5](#) to calculate an average power dissipation across the MOSFET.

$$P_{\text{D_AVG}} = V_{\text{DS,CLAMP(max)}} \times I_{\text{ISO_AVG}} \quad (5)$$

For given design example, average power dissipation comes around.

$$P_{\text{D_AVG}} = 43 \text{ V} \times 2.4 \text{ A} = 103.2 \text{ W} \quad (6)$$

Typical ISO7637-2 pulse 1 transient lasts for 2 ms with total time period of 200 ms between two consecutive pulses (duty cycle of 1%). The effective temperature rise due to power dissipation across MOSFET during ISO7637-2 pulse 1 event can be calculated by looking at transient thermal impedance curve in a MOSFET data sheet. [图 9-3](#) shows an example of how to estimate transient thermal impedance of a MOSFET for ISO7637-2 pulse 1 event.




图 9-3. Typical MOSFET Transient Thermal Impedance

The maximum V_{GS} LM74721-Q1 can drive is 13.9 V, so a MOSFET with 15-V minimum V_{GS} rating must be selected.

Based on the design requirements and MOSFET selection criteria BUK7Y4R8-60E, SQJ460AEP, STL130N6F7 are some of the 60-V MOSFET options that can be selected.

9.2.3 Application Curves




图 9-4. ISO 7637-2 Pulse 1




图 9-5. Response to ISO 7637-2 Pulse 1




图 9-6. Response to ISO 7637-2 Pulse 2A




图 9-7. Response to ISO 7637-2 Pulse 2B




图 9-8. Response to LV124 E-06 (AC Superimpose Test)




图 9-9. Response to LV124 E-10 (Input Micro Short, 100 us)


9.3 What to Do and What Not to Do

Leave the exposed pad (RTN) of the IC floating. Do not connect the exposed pad to the GND plane. Connecting RTN to GND disables the reverse polarity protection feature.

10 Power Supply Recommendations

10.1 Transient Protection

When the MOSFET is turned OFF during conditions such as reverse current blocking in the system designs where there is an output C-L-C filter (for EMI filtering) as shown in [图 10-1](#), the voltage across C_{OUT} can swing negative based on the values of L_2 , C_{OUT} and the initial reverse current in L_2 before the MOSFET turns OFF. Use a low VF Schottky diode D_1 across C_{OUT} to GND and place a R-C filter with $100\ \Omega$ and $0.1\ \mu F$ at Vs pin, ensuring the device pins does not exceed the [Absolute Maximum Ratings](#).



* Optional components needed for suppression of transients

图 10-1. Circuit Implementation with Optional Protection Components for LM74721-Q1

11 Layout

11.1 Layout Guidelines

- Connect A, GATE and C pins of LM74721-Q1 close to the MOSFET SOURCE, GATE and DRAIN pins for the ideal diode stage, c.
- Use thick and short traces for source and drain of the MOSFET to minimize resistive losses because the high current path of for this solution is through the MOSFET.
- Have the PowerPAD™ integrated circuit package (exposed pad) of the MOSFET soldered directly to the top plane for best thermal performance. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking. Thermal considerations: during the VDS clamp operation, the MOSFET acts as an active clamp with pulse power dissipation.
- Connect the GATE pin of the LM74721-Q1 to the MOSFET GATE with short trace.
- Minimize the loops formed by capacitor across CAP pin and DRAIN of the FET and C3 to GND by placing these capacitors as close as possible. Keep the GND side of the C3 capacitor close to GND pin of LM74721-Q1. Boost converter switching currents flow into LX, CAP, GND pins and C3 (across DRAIN of the FET to GND).
- Place transient suppression components like output Schottky close to C pin of LM74721-Q1.

11.2 Layout Example




图 11-1. LM74721-Q1 Layout Example

12 Device and Documentation Support

12.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.2 支持资源

[TI E2E™ 支持论坛](#)是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

12.3 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

12.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM74721QDRQQ1	Active	Production	WSON (DRR) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	L74721
LM74721QDRQQ1.A	Active	Production	WSON (DRR) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	L74721

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司