


LM7171 超高速、高输出电流、电压反馈放大器

1 特性

- 典型值（除非另有说明）
- 易于使用的电压反馈拓扑
- 极高压摆率： $4100V/\mu s$
- 宽单位增益带宽：200MHz
- $-3dB$ 频率 ($A_V = +2$ 时)：220MHz
- 低电源电流：6.5mA
- 高开环增益：85dB
- 高输出电流：100mA
- 差分电压增益和相位：0.01%，0.02°
- 额定工作电压为 $\pm 15V$ 和 $\pm 5V$

2 应用

- HDSL 和 ADSL 驱动器
- 多媒体广播系统
- 专业摄像机
- 视频放大器
- 复印机、扫描仪、传真
- HDTV 放大器
- 脉冲放大器和峰值检测器
- CATV 和光纤信号处理



注意：M1 和 M2 是电流镜。

简化版原理图

3 说明

LM7171 是一款高速电压反馈放大器，具有电流反馈放大器的转换特性，但可用于所有传统电压反馈放大器配置。LM7171 在增益低至 +2 或 -1 时保持稳定。该器件提供 $4100V/\mu s$ 的超高压摆率和 200MHz 的宽单位增益带宽，同时仅消耗 6.5mA 的电源电流。LM7171 是视频和高速信号处理应用的理想选择，例如 HDSL 和脉冲放大器。LM7171 具有 100mA 的输出电流，可作为变压器驱动器或激光二极管驱动器，用于视频分配。


该器件由 $\pm 15V$ 电源供电，允许较大的信号摆幅，并提供更大的动态范围和信噪比。LM7171 具有低 SFDR 和 THD，非常适合 ADC/DAC 系统。此外，LM7171 的额定工作电压为 $\pm 5V$ ，适用于便携式应用。

封装信息

器件型号	封装(1)	封装尺寸(2)
LM7171	D (SOIC, 8)	4.90mm × 6mm
	P (PDIP, 8)	9.81mm × 9.43mm

(1) 如需更多信息，请参阅节 9。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



大信号脉冲响应 $A_V = +2$, $V_S = \pm 15V$



本资源的原文使用英文撰写。为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。为确认准确性，请务必访问 ti.com 参考最新的英文版本（控制文档）。

Table of Contents

1 特性	1	6 Application and Implementation	25
2 应用	1	6.1 Application Information	25
3 说明	1	6.2 Typical Applications	26
4 Pin Configuration and Functions	2	6.3 Power Supply Recommendations	27
5 Specifications	3	6.4 Layout	32
5.1 Absolute Maximum Ratings	3	7 Device and Documentation Support	33
5.2 ESD Ratings	3	7.1 接收文档更新通知	33
5.3 Recommended Operating Conditions	3	7.2 支持资源	33
5.4 Thermal Information	3	7.3 Trademarks	33
5.5 Electrical Characteristics: $\pm 15V$	4	7.4 静电放电警告	33
5.6 Electrical Characteristics: $\pm 5V$	6	7.5 术语表	33
5.7 Typical Characteristics: LM7171A	9	8 Revision History	33
5.8 Typical Characteristics: LM7171B	16	9 Mechanical, Packaging, and Orderable Information	34

4 Pin Configuration and Functions




图 4-1. D Package, 8-Pin SOIC (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	NC	—	No connection
2	- IN	Input	Inverting power supply
3	+IN	Input	Noninverting power supply
4	V -	Input	Supply voltage
5	NC	—	No connection
6	OUTPUT	Output	Output
7	V+	Input	Supply voltage
8	NC	—	No connection

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _S	Supply voltage (V ⁺ - V ⁻)		36	V
V _I	Differential input voltage ⁽²⁾		±10	V
I _{SC}	Output current short to ground ⁽³⁾		Continuous	A
T _J	Junction temperature ⁽⁴⁾		150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Input differential voltage is applied at V_S = ±15V.

(3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(4) The maximum power dissipation is a function of T_{J(MAX)}, R_{θ JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A)/R_{θ JA}. All numbers apply for packages soldered directly into a PC board.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP155 states that 2500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _S	Supply voltage	5.5		36	V
T _A	Ambient temperature	-40		85	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM7171			UNIT
		D (SOIC) A Version	D (SOIC) B Version	P (PDIP)	
		8 PINS	8 PINS	8 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	122.5	172	108	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	64.7	62.4	52.4	°C/W
R _{θ JB}	Junction-to-board thermal resistance	65.9	55.7	51.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	17.6	16.5	6.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	65.1	55.1	51.1	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

5.5 Electrical Characteristics: $\pm 15V$

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OS}	Input offset voltage	LM7171A		0.2	1		mV
			$T_A = -40^\circ C$ to $+85^\circ C$		4		
		LM7171B		0.2	3		
			$T_A = -40^\circ C$ to $+85^\circ C$		7		
TCV_{OS}	Input offset voltage average drift			35			$\mu V/^\circ C$
I_B	Input bias current			2.7	10		μA
			$T_A = -40^\circ C$ to $+85^\circ C$		12		
I_{OS}	Input offset current			0.1	4		μA
			$T_A = -40^\circ C$ to $+85^\circ C$		6		
R_{IN}	Input resistance	Common mode		320			$M \Omega$
		Differential mode		18			
R_O	Open-loop output resistance			19			Ω
$CMRR$	Common-mode rejection ratio	LM7171A	$V_{CM} = \pm 10V$	85	105		dB
			$V_{CM} = \pm 10V$, $T_A = -40^\circ C$ to $+85^\circ C$	80			
		LM7171B	$V_{CM} = \pm 10V$	75	105		
			$V_{CM} = \pm 10V$, $T_A = -40^\circ C$ to $+85^\circ C$	70			
$PSRR$	Power supply rejection ratio	LM7171A	$V_S = \pm 15V$	85	90		dB
			$V_S = \pm 15V$, $T_A = -40^\circ C$ to $+85^\circ C$	80			
		LM7171B	$V_S = \pm 15V$				
			$V_S = \pm 15V$, $T_A = -40^\circ C$ to $+85^\circ C$				
V_{CM}	Input common-mode voltage	CMRR > 60dB		± 13.35			V
A_V	Large-signal voltage gain	LM7171A	$R_L = 1k \Omega$, $V_{OUT} = \pm 5V$	80	85		dB
			$R_L = 1k \Omega$, $V_{OUT} = \pm 5V$, $T_A = -40^\circ C$ to $+85^\circ C$	75			
			$R_L = 100 \Omega$, $V_{OUT} = \pm 5V$	75	81		
			$R_L = 100 \Omega$, $V_{OUT} = \pm 5V$, $T_A = -40^\circ C$ to $+85^\circ C$	70			
		LM7171B	$R_L = 1k \Omega$, $V_{OUT} = \pm 5V$	75	85		
			$R_L = 1k \Omega$, $V_{OUT} = \pm 5V$, $T_A = -40^\circ C$ to $+85^\circ C$	70			
			$R_L = 100 \Omega$, $V_{OUT} = \pm 5V$	70	81		
			$R_L = 100 \Omega$, $V_{OUT} = \pm 5V$, $T_A = -40^\circ C$ to $+85^\circ C$	66			

5.5 Electrical Characteristics: $\pm 15V$ (续)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V_O	Output swing	$R_L = 1k\Omega$		13	13.3		V	
			$T_A = -40^\circ C$ to $+85^\circ C$	12.7				
		$R_L = 1k\Omega$		-13	-13.2			
			$T_A = -40^\circ C$ to $+85^\circ C$	-12.7				
		$R_L = 100\Omega$		10.5	11.8			
			$T_A = -40^\circ C$ to $+85^\circ C$	9.5				
		$R_L = 100\Omega$		-9.5	-10.5			
			$T_A = -40^\circ C$ to $+85^\circ C$	-9				
		Sourcing, $R_L = 100\Omega$		105	118		mA	
			$T_A = -40^\circ C$ to $+85^\circ C$	95				
			Sinking, $R_L = 100\Omega$	95	105			
			$T_A = -40^\circ C$ to $+85^\circ C$	90				
	Output current (open loop)	Sourcing, $R_L = 100\Omega$		100			mA	
		Sinking, $R_L = 100\Omega$		100				
I_{SC}	Output short-circuit current	Sourcing		140				
		Sinking		135				
I_S	Supply current			6.5				
				8.5				
SR	Slew rate	$A_V = +2, V_{IN} = 13V_{PP}$		4100			V/ μs	
		$A_V = +2, V_{IN} = 10V_{PP}$		3100				
	Unity-gain bandwidth	LM7171A		160			MHz	
		LM7171B		200				
	-3dB frequency	$A_V = +2$		220			MHz	
ϕ_m	Phase margin			50			Deg	
t_s	Settling time (0.1%)	$A_V = -1, V_{OUT} = \pm 5V, R_L = 500\Omega$	LM7171A	16			ns	
			LM7171B	42			ns	
t_p	Propagation delay	$A_V = -2, V_{IN} = \pm 1V, R_L = 500\Omega$		5			ns	
HD2	Second harmonic distortion	LM7171A	$f_{IN} = 10kHz$	-123			dBc	
			$f_{IN} = 5MHz$	-75				
		LM7171B	$f_{IN} = 10kHz$	-110				
			$f_{IN} = 5MHz$	-75				
HD3	Third harmonic distortion	LM7171A	$f_{IN} = 10kHz$	-133			dBc	
			$f_{IN} = 5MHz$	-88				
		LM7171B	$f_{IN} = 10kHz$	-115				
			$f_{IN} = 5MHz$	-55				
e_n	Input-referred voltage noise	$f = 10kHz$	LM7171A	8.5			nV/ \sqrt{Hz}	
			LM7171B	14				
i_n	Input-referred current noise	$f = 10kHz$	LM7171A	1			pA/ \sqrt{Hz}	
			LM7171B	1.5				

5.6 Electrical Characteristics: $\pm 5V$

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OS}	Input offset voltage	LM7171A			0.3	1.5	mV
			$T_A = -40^\circ C$ to $+85^\circ C$		4		
		LM7171B			0.3	3.5	
			$T_A = -40^\circ C$ to $+85^\circ C$		7		
TCV_{OS}	Input offset voltage average drift				35		$\mu V/^\circ C$
I_B	Input bias current				3.3	10	μA
			$T_A = -40^\circ C$ to $+85^\circ C$			12	
I_{OS}	Input offset current				0.1	4	μA
			$T_A = -40^\circ C$ to $+85^\circ C$			6	
R_{IN}	Input resistance	Common mode			250		$M \Omega$
		Differential mode			18		
R_O	Open-loop output resistance				18		Ω
$CMRR$	Common-mode rejection ratio	LM7171A	$V_{CM} = \pm 2.5V$	80	104		dB
			$V_{CM} = \pm 2.5V, T_A = -40^\circ C$ to $+85^\circ C$	75			
		LM7171B	$V_{CM} = \pm 2.5V$	70	104		
			$V_{CM} = \pm 2.5V, T_A = -40^\circ C$ to $+85^\circ C$	65			
$PSRR$	Power supply rejection ratio	LM7171A	$V_S = \pm 5V$	85	90		dB
			$V_S = \pm 5V, T_A = -40^\circ C$ to $+85^\circ C$	80			
		LM7171B	$V_S = \pm 5V$	75	90		
			$V_S = \pm 5V, T_A = -40^\circ C$ to $+85^\circ C$	70			
V_{CM}	Input common-mode voltage range	CMRR > 60dB			±3.2		V
A_V	Large-signal voltage gain	LM7171A	$R_L = 1k\Omega, V_{OUT} = \pm 1V$	75	78		dB
			$R_L = 1k\Omega, V_{OUT} = \pm 1V, T_A = -40^\circ C$ to $+85^\circ C$	70			
			$R_L = 100\Omega, V_{OUT} = \pm 1V$	72	76		
			$R_L = 100\Omega, V_{OUT} = \pm 1V, T_A = -40^\circ C$ to $+85^\circ C$	67			
		LM7171B	$R_L = 1k\Omega, V_{OUT} = \pm 1V$	70	78		
			$R_L = 1k\Omega, V_{OUT} = \pm 1V, T_A = -40^\circ C$ to $+85^\circ C$	65			
			$R_L = 100\Omega, V_{OUT} = \pm 1V$	68	76		
			$R_L = 100\Omega, V_{OUT} = \pm 1V, T_A = -40^\circ C$ to $+85^\circ C$	63			

5.6 Electrical Characteristics: ±5V (续)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _O	Output swing	R _L = 1kΩ	T _A = -40°C to +85°C	3.2	3.4		V
				-3.2	-3.4		
				3			
				-3			
		R _L = 100Ω	T _A = -40°C to +85°C	2.9	3.1		
				-2.9	-3		
				2.8			
				-2.8			
			Sourcing, R _L = 100Ω	29	31		mA
			T _A = -40°C to +85°C	28			
			Sinking, R _L = 100Ω	29	30		
			T _A = -40°C to +85°C	28			
	Output current (in linear region)	Sourcing, R _L = 100Ω		30			mA
		Sinking, R _L = 100Ω		31			
I _{SC}	Output short-circuit current	Sourcing		135			mA
		Sinking		100			
I _S	Supply current			6.2	8		mA
		T _A = -40°C to +85°C		9			
SR	Slew rate	A _V = +2, V _{IN} = 3.2V _{PP}	LM7171A	1200			V/ μs
			LM7171B	950			
	Unity-gain bandwidth	LM7171A		125			MHz
		LM7171B		125			
	-3dB frequency	A _V = +2	LM7171A	140			MHz
			LM7171B	140			
Φ _m	Phase margin	LM7171A		68			Deg
		LM7171B		57			
t _s	Settling time (0.1%)	A _V = -1, V _{OUT} = ±1V, R _L = 500Ω	LM7171A	15			ns
			LM7171B	56			
t _p	Propagation delay	A _V = -2, V _{IN} = ±1V, R _L = 500Ω	LM7171A	2.5			ns
			LM7171B	6			
HD2	Second harmonic distortion	LM7171A	f _{IN} = 10kHz	-125			dBc
			f _{IN} = 5MHz	-72			
		LM7171B	f _{IN} = 10kHz	-102			
			f _{IN} = 5MHz	-70			
HD3	Third harmonic distortion	LM7171A	f _{IN} = 10kHz	-129			dBc
			f _{IN} = 5MHz	-81			
		LM7171B	f _{IN} = 10kHz	-110			
			f _{IN} = 5MHz	-51			
e _n	Input-referred voltage noise	f = 10kHz	LM7171A	8.5			nV/ √ Hz
			LM7171B	14			

5.6 Electrical Characteristics: $\pm 5V$ (续)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
i_n	Input-referred current noise	$f = 10\text{kHz}$	LM7171A		1		$\text{pA}/\sqrt{\text{Hz}}$
			LM7171B		1.8		

5.7 Typical Characteristics: LM7171A

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-1. Supply Current vs Supply Voltage




图 5-2. Supply Current vs Temperature




图 5-3. Input Offset Voltage vs Temperature




图 5-4. Input Bias Current vs Temperature




图 5-5. Short Circuit Current vs Temperature (Sourcing)




图 5-6. Short Circuit Current vs Temperature (Sinking)

5.7 Typical Characteristics: LM7171A (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-7. Output Voltage vs Output Current




图 5-8. Output Voltage vs Output Current




图 5-9. CMRR vs Frequency






图 5-10. PSRR vs Frequency



$V_S = 10\text{V}$

图 5-11. PSRR vs Frequency



$V_S = \pm 15\text{V}$

图 5-12. Open Loop Frequency Response

5.7 Typical Characteristics: LM7171A (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-13. Open Loop Frequency Response




图 5-14. Gain-Bandwidth Product vs Supply Voltage




图 5-15. Gain-Bandwidth Product vs Load Capacitance




图 5-16. Input Voltage Noise vs Frequency




图 5-17. Input Current Noise vs Frequency




图 5-18. Slew Rate vs Supply Voltage

5.7 Typical Characteristics: LM7171A (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-19. Slew Rate vs Input Voltage




图 5-20. Slew Rate vs Load Capacitance




图 5-21. Open Loop Output Impedance vs Frequency




图 5-22. Open Loop Output Impedance vs Frequency




图 5-23. Large-Signal Pulse Response




图 5-24. Large-Signal Pulse Response

5.7 Typical Characteristics: LM7171A (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-25. Large-Signal Pulse Response




图 5-26. Large-Signal Pulse Response




图 5-27. Small-Signal Pulse Response




图 5-28. Small-Signal Pulse Response




图 5-29. Small-Signal Pulse Response




图 5-30. Small-Signal Pulse Response

5.7 Typical Characteristics: LM7171A (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-31. Closed-Loop Frequency Response vs Supply Voltage




图 5-32. Closed-Loop Frequency Response vs Capacitive Load




图 5-33. Closed-Loop Frequency Response vs Capacitive Load




图 5-34. Closed-Loop Frequency Response vs Input Signal Level




图 5-35. Closed-Loop Frequency Response vs Input Signal Level




图 5-36. Total Harmonic Distortion vs Frequency

5.7 Typical Characteristics: LM7171A (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-37. Total Harmonic Distortion vs Frequency




图 5-38. Harmonic Distortion vs Frequency




图 5-39. Harmonic Distortion vs Frequency

5.8 Typical Characteristics: LM7171B

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-40. Supply Current vs Supply Voltage




图 5-41. Supply Current vs Temperature




图 5-42. Input Offset Voltage vs Temperature




图 5-43. Input Bias Current vs Temperature




图 5-44. Short Circuit Current vs Temperature (Sourcing)




图 5-45. Short Circuit Current vs Temperature (Sinking)

5.8 Typical Characteristics: LM7171B (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-46. Output Voltage vs Output Current




图 5-47. Output Voltage vs Output Current




图 5-48. CMRR vs Frequency




图 5-49. PSRR vs Frequency




图 5-50. PSRR vs Frequency




图 5-51. Open Loop Frequency Response

5.8 Typical Characteristics: LM7171B (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-52. Open Loop Frequency Response




图 5-53. Gain-Bandwidth Product vs Supply Voltage




图 5-54. Gain-Bandwidth Product vs Load Capacitance




图 5-55. Large Signal Voltage Gain vs Load




图 5-56. Large Signal Voltage Gain vs Load




图 5-57. Input Voltage Noise vs Frequency

5.8 Typical Characteristics: LM7171B (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-58. Input Voltage Noise vs Frequency




图 5-59. Input Current Noise vs Frequency




图 5-60. Input Current Noise vs Frequency




图 5-61. Slew Rate vs Supply Voltage




图 5-62. Slew Rate vs Input Voltage




图 5-63. Slew Rate vs Load Capacitance

5.8 Typical Characteristics: LM7171B (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-64. Open Loop Output Impedance vs Frequency




图 5-65. Open Loop Output Impedance vs Frequency




图 5-66. Large-Signal Pulse Response




图 5-67. Large-Signal Pulse Response




图 5-68. Large-Signal Pulse Response




图 5-69. Large-Signal Pulse Response

5.8 Typical Characteristics: LM7171B (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-70. Small-Signal Pulse Response




图 5-71. Small-Signal Pulse Response




图 5-72. Small-Signal Pulse Response




图 5-73. Small-Signal Pulse Response




图 5-74. Closed-Loop Frequency Response vs Supply Voltage




图 5-75. Closed-Loop Frequency Response vs Capacitive Load

5.8 Typical Characteristics: LM7171B (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-76. Closed-Loop Frequency Response vs Capacitive Load




图 5-77. Closed-Loop Frequency Response vs Input Signal Level




图 5-78. Closed-Loop Frequency Response vs Input Signal Level




图 5-79. Closed-Loop Frequency Response vs Input Signal Level




图 5-80. Closed-Loop Frequency Response vs Input Signal Level




图 5-81. Closed-Loop Frequency Response vs Input Signal Level

5.8 Typical Characteristics: LM7171B (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-82. Closed-Loop Frequency Response vs Input Signal Level




图 5-83. Closed-Loop Frequency Response vs Input Signal Level






图 5-84. Closed-Loop Frequency Response vs Input Signal Level



THD measurement at low frequency limited by test instrument

图 5-85. Total Harmonic Distortion vs Frequency



THD measurement at low frequency limited by test instrument

图 5-86. Total Harmonic Distortion vs Frequency




图 5-87. Undistorted Output Swing vs Frequency

5.8 Typical Characteristics: LM7171B (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 5-88. Undistorted Output Swing vs Frequency






图 5-89. Undistorted Output Swing vs Frequency



THD measurement at low frequency limited by test instrument

图 5-90. Harmonic Distortion vs Frequency



THD measurement at low frequency limited by test instrument

图 5-91. Harmonic Distortion vs Frequency




图 5-92. Maximum Power Dissipation vs Ambient Temperature

6 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

6.1 Application Information

The LM7171 is a very high-speed, voltage-feedback amplifier (VFA). This device consumes only 6.5mA of supply current while providing a unity-gain bandwidth of 200MHz and a slew rate of 4100V/ μ s. The LM7171 also has other great features such as low differential gain and phase and high output current.

The LM7171 is a true VFA. Unlike a current-feedback amplifier (CFA) with a low inverting input impedance and a high noninverting input impedance, both inputs of a VFA have high-impedance nodes. The low-impedance inverting input of a CFA and a feedback capacitor create an additional pole that leads to instability. As a result, CFAs cannot be used in traditional op-amp circuits such as photodiode amplifiers, I-to-V converters, and integrators, where a feedback capacitor is required.

6.1.1 Circuit Operation

The class AB input stage in LM7171 is fully symmetrical and has a similar slewing characteristic to a CFA. In the LM7171 simplified schematic, Q1 through Q4 form the equivalent of the current-feedback input buffer, R_E the equivalent of the feedback resistor, and stage A buffers the inverting input. The triple-buffered output stage isolates the gain stage from the load to provide low output impedance.

6.1.2 Slew Rate Characteristic

The slew rate of LM7171 is determined by the current available to charge and discharge an internal high impedance node capacitor. This current is the differential input voltage divided by the total degeneration resistor R_E . Therefore, the slew rate is proportional to the input voltage level, and the higher slew rates are achievable in the lower gain configurations. A curve of slew rate versus input voltage level is provided in [Fig 5.8](#).

When a very fast large signal pulse is applied to the input of an amplifier, some overshoot or undershoot occurs. By placing an external resistor such as 1k Ω in series with the input of LM7171, the bandwidth is reduced to help lower the overshoot.

6.1.2.1 Slew-Rate Limitation

If the amplifier input signal amplitude is too large and the frequency too high, the amplifier is slew-rate limited. This limiting can cause ringing in the time domain and peaking in the frequency domain at the output of the amplifier.

For the $A_V = +2$ curves, slight peaking occurs. This peaking at high frequency (> 100MHz) is due to a large input signal at a high enough frequency that exceeds the amplifier slew rate. The peaking in the frequency response does not limit the pulse response in the time domain, and the LM7171 is stable with a noise gain of $\geq +2$.

6.1.3 Compensation for Input Capacitance

The combination of an amplifier input capacitance with the gain setting resistors adds a pole that can cause peaking or oscillation. To solve this problem, a feedback capacitor with a value of

$$C_F > (R_G \times C_{IN}) / R_F \quad (1)$$

can be used to cancel that pole. For LM7171, a feedback capacitor of 2pF is recommended. 图 6-1 illustrates the compensation circuit.




图 6-1. Compensating for Input Capacitance

6.2 Typical Applications




图 6-2. Fast Instrumentation Amplifier

$$V_{IN} = V_2 - V_1$$

if $R6 = R2$, $R7 = R5$, and $R1 = R4$

$$\frac{V_{OUT}}{V_{IN}} = \frac{R6}{R2} \left(1 + 2 \frac{R1}{R3} \right) = 3$$




图 6-3. Multivibrator

$$f = \frac{1}{2 \left(R_1 C \ln \left(1 + 2 \frac{R_2}{R_3} \right) \right)}$$


f = 4 MHz


图 6-4. Pulse Width Modulator




图 6-5. Video Line Driver

6.3 Power Supply Recommendations

6.3.1 Power-Supply Bypassing

Bypassing the power supply is necessary to maintain low power-supply impedance across frequency. To bypass both positive and negative power supplies individually, place 0.01 μ F ceramic capacitors directly to the power-supply pins, and 2.2 μ F tantalum capacitors close to the power-supply pins.




图 6-6. Power-Supply Bypassing

6.3.2 Termination

In high-frequency applications, reflections occur if signals are not properly terminated. 图 6-7 shows a properly terminated signal while 图 6-8 shows an improperly terminated signal.




图 6-7. Properly Terminated Signal




图 6-8. Improperly Terminated Signal

To minimize reflection, use coaxial cable with matching characteristic impedance to the signal source. Terminate the other end of the cable with the same-value terminator or resistor. For commonly used cables, RG59 has a $75\ \Omega$ characteristic impedance, and RG58 has a $50\ \Omega$ characteristic impedance.

6.3.3 Driving Capacitive Loads

Amplifiers driving capacitive loads can oscillate or have ringing at the output. To eliminate oscillation or reduce ringing, place an isolation resistor as shown in 图 6-9. The combination of the isolation resistor and the load capacitor forms a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of the isolation resistor; the bigger the isolation resistor, the more damped the pulse response becomes. For LM7171, a $50\ \Omega$ isolation resistor is recommended for initial evaluation. 图 6-10 shows the LM7171 driving a 150pF load with the $50\ \Omega$ isolation resistor.




图 6-9. Isolation Resistor Used to Drive Capacitive Load




图 6-10. The LM7171 Driving a 150pF Load With a 50 Ω Isolation Resistor

6.3.4 Power Dissipation

The maximum power allowed to dissipate in a device is defined as:

$$P_D = (T_{J(MAX)} - T_A) / R_{\theta JA} \quad (2)$$

where

- P_D is the power dissipation in a device
- $T_{J(MAX)}$ is the maximum junction temperature
- T_A is the ambient temperature
- $R_{\theta JA}$ is the thermal resistance of a particular package

For example, for the LM7171 in a SOIC-8 package, the maximum power dissipation at 25°C ambient temperature is 730mW.

Thermal resistance, $R_{\theta JA}$, depends on parameters such as die size, package size and package material. The smaller the die size and package, the higher $R_{\theta JA}$ becomes. The 8-pin DIP package has a lower thermal resistance (108°C/W) than that of 8-pin SOIC (172°C/W). Therefore, for higher dissipation capability, use an 8-pin DIP package.

The total power dissipated in a device can be calculated as:

$$P_D = P_Q + P_L \quad (3)$$

where

- P_Q is the quiescent power dissipated in a device with no load connected at the output. P_L is the power dissipated in the device with a load connected at the output; P_L is not the power dissipated by the load.
- Furthermore,
- P_Q is the supply current \times total supply voltage with no load
 - P_L is the output current \times (voltage difference between supply voltage and output voltage of the same side of supply voltage)

For example, the total power dissipated by the LM7171 with $V_S = \pm 15V$ and output voltage of 10V into $1k\Omega$ is

$$P_D = P_Q + P_L \quad (4)$$

$$= (6.5mA) \times (30V) + (10mA) \times (15V - 10V) \quad (5)$$

$$= 195mW + 50mW \quad (6)$$

$$= 245mW \quad (7)$$

6.4 Layout

6.4.1 Layout Guidelines

6.4.1.1 Printed Circuit Board and High-Speed Op Amps

There are many things to consider when designing printed circuit boards (PCBs) for high-speed op amps. Without proper caution, excessive ringing, oscillation, and other degraded ac performance can easily occur in high-speed circuits. As a rule, keep signal traces short and wide to provide low inductance and low impedance paths. Ground any unused board space to reduce stray signal pickup. Ground critical components at a common point to eliminate voltage drop. Sockets add capacitance to the board and can affect high-frequency performance. Soldering the amplifier directly into the PCB without using any socket is better.

6.4.1.2 Using Probes

Active (FET) probes are an excellent choice for taking high-frequency measurements because of the wide bandwidth, high input impedance, and low input capacitance. However, the probe ground leads provide a long ground loop that produces errors in measurement. Instead, ground the probes directly by removing the ground leads and probe jackets and using scope probe jacks.

6.4.1.3 Component Selection and Feedback Resistor

In high-speed applications, keep all component leads short. For discrete components, choose carbon composition-type resistors and mica-type capacitors. Surface-mount components are preferred over discrete components for minimum inductive effect.

Large values of feedback resistors can couple with parasitic capacitance and cause undesirable effects such as ringing or oscillation in high-speed amplifiers. For LM7171, a feedback resistor of $510\ \Omega$ gives optimized performance.

7 Device and Documentation Support

7.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

7.2 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

7.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

7.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

7.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

8 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (September 2014) to Revision D (February 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 更新了封装信息	1
• Deleted footnote from <i>Recommended Operating Conditions</i>	3
• Changed DC and AC specifications tables to <i>Electrical Characteristics: ±15V</i>	4
• Changed LM7171A unity-gain bandwidth from 200MHz to 160MHz.....	4
• Changed LM7171A settling time from 42ns to 16ns.....	4
• Changed LM7171 A Input-referred voltage noise from 14nV/ √ Hz to 8.5nV/ √ Hz.....	4
• Changed LM7171 A Input-referred current noise from 1.5pA/ √ Hz to 1pA/ √ Hz.....	4
• Changed DC and AC specifications tables to <i>Electrical Characteristics: ±5V</i>	6
• Changed LM7171A slew rate from 950V/μs to 1200V/μs.....	6
• Changed LM7171A phase margin from 57° to 68°.....	6
• Changed LM7171A settling time from 56ns to 15ns.....	6
• Changed LM7171A propagation delay from 6ns to 2.5ns.....	6
• Changed LM7171A input-referred voltage noise from 14nV/ √ Hz to 8.5nV/ √ Hz.....	6
• Changed LM7171A input-referred current noise from 1.8pA/ √ Hz to 1pA/ √ Hz.....	6
• Added new <i>Typical Characteristics</i> section for LM7171A.....	9
• Deleted second paragraph in <i>Slew-Rate Limitation</i>	25

Changes from Revision B (March 2013) to Revision C (September 2014)	Page
• 更改了数据表流程和布局，以符合新的 TI 新标准。添加了以下部分：器件信息表、应用和实施；布局；器件和文档支持；机械、封装和可订购信息.....	1

Changes from Revision A (March 2013) to Revision B (March 2013)	Page
• Changed layout of National Data Sheet to TI format.....	26

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM7171AIM/NOPB	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	LM71 71AIM
LM7171AIMX/NOPB	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L71AIM, LM71) 71AIM
LM7171AIMX/NOPB.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L71AIM, LM71) 71AIM
LM7171BIM/NOPB	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	LM71 71BIM
LM7171BIMX/NOPB	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	LM71 71BIM
LM7171BIN/NOPB	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LM7171 BIN
LM7171BIN/NOPB.A	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LM7171 BIN
LM7171BIN/NOPB.B	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LM7171 BIN

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM7171AIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM7171AIMX/NOPB	SOIC	D	8	2500	353.0	353.0	32.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μ m)	B (mm)
LM7171BIN/NOPB	P	PDIP	8	40	502	14	11938	4.32
LM7171BIN/NOPB.A	P	PDIP	8	40	502	14	11938	4.32
LM7171BIN/NOPB.B	P	PDIP	8	40	502	14	11938	4.32


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Falls within JEDEC MS-001 variation BA.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司