





Texas INSTRUMENTS

LM53625-Q1, LM53635-Q1 ZHCSO42B DECEMBER 2015 - REVISED JULY 2021

LM53625/35-Q1 2.5A 或 3.5A、36V 同步 2.1MHz 降压直流/直流转换器


1 特性

- 符合 AEC-Q100 汽车标准:
 - 器件温度等级 1: 40°C 至 +125°C 环境工作 温度范围
 - 器件 HBM 分类等级 2
 - 器件 CDM 分类等级 C6
- 40°C 至 +150°C 结温范围
- 空载条件下具有 15µA 静态电流(典型值)和 3.3V 输出
- 具有或不具有可湿性侧面以及 0.6mm V_{IN} 间距的 5.0mm × 4.0mm VQFN 封装
- 低 EMI 和开关噪声
- 展频选项
- 外部频率同步
- 具有内部滤波器和 3ms 释放计时器的 RESET 输出 •
- 引脚可选强制 PWM 模式
- 内置补偿、软启动、电流限制、热关断和 UVLO
- 在 3.5A、105°C T_A 条件下具有 0.6V 压降
- ±1% 输出电压容差(T1为-40°C至125°C)
- 提供 5V、3.3V 固定输出或可调输出

2 应用

- 远程信息处理
- 音响主机
- 仪表组
- 电池供电型应用

VIN: 3.8 V - 36 V




3 说明

LM53625-Q1/LM53635-Q1 同步降压稳压器针对汽车 应用进行了优化,能够提供 5V、3.3V 的输出电压或可 调输出电压。LM53625-Q1/LM53635-Q1 可利用高级 高速电路,在 2.1MHz 的固定频率下通过 18V 输入产 生 3.3V 的稳压输出。LM53625-Q1/LM53635-Q1 采用 创新型架构,在输入电压仅为 3.55V 时也可提供 3.3V 稳压输出。该器件针对汽车和性能驱动型行业客户进行 了全方位优化。器件的输入电压高达 36V, 容许的瞬 态电压高达 42V,因此简化了输入浪涌保护设计。该 器件采用通过汽车认证的 Hotrod QFN 可湿性侧面封 装,可降低寄生电感和电阻,同时可提高效率、更大限 度减小开关节点振铃,并大幅降低电磁干扰 (EMI)。开 漏复位输出具有内置的滤波和延迟功能,可提供正确的 系统状态指示。凭借这一特性,器件无需使用附加监控 元件,这节省了成本和电路板空间。器件可在 PWM 和 PFM 两种模式之间无缝切换,并且低静态电流 (3.3V 选项仅为 15µA)确保了其在所有负载条件下均可展现 高效率和出色的瞬态响应。

哭仕信自

器件名称	封装 ⁽¹⁾	封装尺寸
LM53625-Q1	VQFN-HR (22)	5.00mm × 4.00mm
LM53635-Q1		5.00mm ~ 4.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1) 录。



典型车用布局 (22mm x 12.5mm)





Table of Contents

1	特性1	
	应用1	
	说明1	
	Revision History2)
5	Device Comparison	3
6	Pin Configuration and Functions4	Ł
7	Specifications5	5
	7.1 Absolute Maximum Ratings5	
	7.2 ESD Ratings5	5
	7.3 Recommended Operating Conditions6	
	7.4 Thermal Information6	5
	7.5 Electrical Characteristics7	1
	7.6 System Characteristics	
	7.7 Timing Characteristics	
	7.8 Typical Characteristics11	
8	Detailed Description13	
	8.1 Overview	
	8.2 Functional Block Diagram14	ł.
	8.3 Feature Description15	
	8.4 Device Functional Modes20)

8.5 Spread-Spectrum Operation	23
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Applications	
9.3 What to Do and What Not to Do	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	42
11.2 Layout Example	43
12 Device and Documentation Support	
12.1 Device Support	
12.2 Documentation Support	
12.3 接收文档更新通知	
12.4 支持资源	
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	
12.7 术语表	
13 Mechanical, Packaging, and Orderable	
Information	

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (May 2016) to Revision B (July 2021)	Page
更新了整个文档中的表格、图和交叉参考的编号格式更新了应用	
Added the non-wettable flank options	
Changes from Revision * (December 2015) to Revision A (May 2016)	Page
 将"产品预览"更改为"量产数据" 	1



5 Device Comparison

表 5-1. LM53625-Q1 Devices (2.5-A Output)

PART NUMBER	OUTPUT VOLTAGE	SPREAD SPECTRUM	PACKAGE QTY	WETTABLE FLANKS
LM53625AQRNLRQ1	Adjustable	No	3000	Y
LM53625AQRNLTQ1	Adjustable	No	250	Y
LM536253QRNLRQ1	3.3 V	No	3000	Y
LM536253QRNLTQ1	3.3 V	No	250	Y
LM536255QRNLRQ1	5 V	No	3000	Y
LM536255QRNLTQ1	5 V	No	250	Y
LM53625MQRNLRQ1	Adjustable	Yes	3000	Y
LM53625MQRNLTQ1	Adjustable	Yes	250	Y
LM53625NQRNLRQ1	3.3 V	Yes	3000	Y
LM53625NQRNLTQ1	3.3 V	Yes	250	Y
LM53625LQRNLRQ1	5 V	Yes	3000	Y
LM53625LQRNLTQ1	5 V	Yes	250	Y
LM53625NQURNLRQ1	3.3 V	Yes	3000	N
LM53625MQURNLRQ1	Adjustable	Yes	3000	N
LM53625LQURNLRQ1	5 V	Yes	3000	N

表 5-2. LM53635-Q1 Devices (3.5-A Output)

PART NUMBER	OUTPUT VOLTAGE	SPREAD SPECTRUM	PACKAGE QTY	Wettable Flanks
LM53635AQRNLRQ1	Adjustable	No	3000	Y
LM53635AQRNLTQ1	Adjustable	No	250	Y
LM536353QRNLRQ1	3.3 V	No	3000	Y
LM536353QRNLTQ1	3.3 V	No	250	Y
LM536355QRNLRQ1	5 V	No	3000	Y
LM536355QRNLTQ1	5 V	No	250	Y
LM53635MQRNLRQ1	Adjustable	Yes	3000	Y
LM53635MQRNLTQ1	Adjustable	Yes	250	Y
LM53635NQRNLRQ1	3.3 V	Yes	3000	Y
LM53635NQRNLTQ1	3.3 V	Yes	250	Y
LM53635LQRNLRQ1	5 V	Yes	3000	Y
LM53635LQRNLTQ1	5 V	Yes	250	Y
LM53635MQURNLRQ1	Adjustable	Yes	3000	Ν
LM53635NQURNLRQ1	3.3 V	Yes	3000	N



6 Pin Configuration and Functions




图 6-1. RNL Package 22-Pin VQFN Top View

表 6-1. Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION	
NO.	NAME		DESCRIPTION	
1	VCC	A	Internal 3.1-V LDO output. Used as supply to internal control circuits. Connect a high-quality 4.7-μF capacitor from this pin to AGND.	
2	СВООТ	Р	Bootstrap capacitor connection for gate drivers. Connect a high quality 470-nF capacitor from this pin to the SW pin.	
3	SYNC	I	Synchronization input to regulator. Used to synchronize the device switching frequency to a system clock. Triggers on rising edge of external clock; frequency must be in the range of 1.9 MHz and 2.3 MHz.	
4	PVIN1	Р	Input supply to regulator. Connect input bypass capacitors directly to this pin and PGND pins. Connect PVIN1 and PVIN2 pins directly together at PCB.	
5, 6, 7, 8	PGND1	G	ower ground to internal low side MOSFET. These pins must be tied together on the PCB. onnect PGND1 and PGND2 directly together at PCB. Connect to AGND and system round.	
9	SW	Р	Regulator switch node. Connect to power inductor.	
10, 11, 12, 13	PGND2	G	Power ground to internal low side MOSFET. These pins must be tied together. Connect PGND1 and PGND2 directly together at PCB. Connect to AGND and system ground.	
14	PVIN2	Р	Input supply to regulator. Connect input bypass capacitors directly to this pin and PGND pins. Connect PVIN1 and PVIN2 pins directly together at PCB.	
15	AVIN	A	Analog VIN, Connect to PVIN1 and PVIN2 on PCB.	
16	FPWM	I	Do not float. Mode control input of regulator. High = FPWM, low = Automatic light load mode.	
17	NC	_	No internal connection	
18	EN	I	Enable input to regulator. High = on, Low = off. Can be connected to VIN. Do not float.	
19	RESET	0	Open drain reset output flag. Connect to suitable voltage supply through a current limiting resistor. High = regulator OK, Low = regulator fault. Goes low when EN = low.	
20	AGND	G	Analog ground for regulator and system. All electrical parameters are measured with respect to this pin. Connect to PGND on PCB	
21	FB	А	Feedback input to regulator. Connect to output voltage node for fixed VOUT options. Connect to feedback voltage divider for adjustable option.	
22	BIAS	Р	Input to auxiliary bias regulator. Connect to output voltage node.	

(1) A = Analog, O = Output, I = Input, G = Ground, P = Power



7 Specifications

7.1 Absolute Maximum Ratings

over the recommended operating junction temperature range of - 40°C to +150°C (unless otherwise noted)⁽¹⁾

PARAMETER	MIN	MAX	UNIT
VIN (AVIN, PVIN1 and PVIN2) to AGND, PGND1 and PGND2 ⁽²⁾	- 0.3	40	V
SW to AGND, PGND ⁽³⁾	- 0.3	V _{IN} + 0.3	V
CBOOT to SW	- 0.3	3.6	V
EN to AGND, PGND ^{(2) (4)}	- 0.3	40	V
BIAS to AGND, PGND	- 0.3	16	V
FB to AGND, PGND	- 0.3	16	V
RESET to AGND, PGND	- 0.3	8	V
RESET sink current ⁽⁵⁾		10	mA
SYNC to AGND,PGND ^{(2) (4)}	- 0.3	40	V
FPWM to AGND,PGND ⁽⁴⁾	- 0.3	40	V
VCC to AGND,PGND	- 0.3	3.6	V
Junction temperature	- 40	150	°C
Storage temperature, T _{stg}	- 40	150	°C

(1) Stresses beyond those listed under #7.1 may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under #7.3 are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) A maximum of 42 V can be sustained at this pin for a duration of \leq 500 ms at a duty cycle of \leq 0.01%.

(3) A voltage of 2 V below PGND and 2 V above VIN can appear on this pin for \leq 200 ns with a duty cycle of \leq 0.01%.

(4) Under no conditions should the voltage on this pin be allowed to exceed the voltage on the PVIN1, PVIN2 or AVIN pins by more than 0.3 V.

(5) Do not exceed the voltage rating on this pin.

7.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2500	V	
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	v	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over the recommended operating junction temperature range of -40°C to +150°C (unless otherwise noted)

	MIN	NOM MAX	UNIT
Input voltage after start-up ⁽¹⁾	3.9	36	V
Output voltage for 3.3-V LM53625/35-Q1 ⁽²⁾		3.4	V
Output voltage for 5-V LM53625/35-Q1 ⁽²⁾		5.2	V
Output adjustment for adjustable version of LM53625/35-Q1 ⁽²⁾	3.3	10	V
Load current for LM53625-Q1, fixed output option and adjustable		2.5	А
Load current for LM53635-Q1, fixed output option and adjustable		3.5	А
Junction temperature for 1000-hour lifetime	- 40	125	°C
Junction temperature for 408-hour lifetime	- 40	150	°C

(1) An extended input voltage range to 3.5 V is possible; see $\frac{17}{7.6}$ table. See *Input UVLO* for start-up conditions.

(2) The output voltage must not be allowed to fall below zero volts during normal operation.

7.4 Thermal Information

		LM53625/35-Q1	
	THERMAL METRIC ⁽¹⁾	RNL (VQFN)	UNIT
		22 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	29.4	°C/W
R _{θ JC}	Junction-to-case (top) thermal resistance	14.2	°C/W
R _{0 JB}	Junction-to-board thermal resistance	5.4	°C/W
∲JT	Junction-to-top characterization parameter	1.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	5.4	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	2.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of -40° C to $+150^{\circ}$ C, unless otherwise noted. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_j = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 13.5 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V_{IN} = 3.8 V to 36 V, T_{J} = 25°C	- 1%		1%	
V _{FB}	Initial output voltage accuracy	V _{IN} = 3.8 V to 36 V	- 1.5%		1.5%	
	Operating quiescent current;	V _{IN} = 13.5 V, V _{BIAS} = 5 V		6		
Q	measured at VIN pin when enabled and not switching ⁽¹⁾	V _{IN} = 13.5 V, V _{BIAS} = 5 V, T _J = 85°C			16	μA
	Bias current into BIAS pin,	V _{IN} = 13.5 V, V _{BIAS} = 5 V, FPWM = 0 V		35		
	enabled, not switching	V _{IN} = 13.5 V, V _{BIAS} = 3.3 V, FPWM = 0 V		35		μA
		${\sf EN} \leqslant 0.4$ V, T _J = 25°C		2		
SD	Shutdown quiescent current;	$EN \le 0.4 V$, $T_J = 85^{\circ}C$			3	μA
	measured at VIN pin	$EN \leq 0.4V$, $T_J = 150^{\circ}C$			5	
		Rising	3.2	3.55	3.95	
V _{IN-OPERATE}	Minimum input voltage to operate	Falling	2.95	3.25	3.55	V
		Hysteresis	0.28	0.3	0.4	
	RESET upper threshold voltage	Rising, % of V _{OUT}	105%	107%	110%	
	RESET lower threshold voltage	Falling, % V _{OUT}	92%	94%	96.5%	
V _{RESET}	Magnitude of RESET lower threshold from steady state output voltage	Steady-state output voltage and RESET threshold read at the same $T_{\rm J}$ and $V_{\rm IN}$			96%	
V _{RESET_HYST}	RESET hysteresis as a percent of output voltage setpoint			±1		
V _{RESET_VALID}	Minimum input voltage for proper RESET function	50- μ A pullup to RESET pin, EN = 0 V, T _J = 25°C			1.5	V
	Low level RESET function output voltage	50- μ A pullup to RESET pin, V _{IN} =1.5 V, EN = 0 V			0.4	
V _{OL}		0.5-mA pullup to RESET pin, V _{IN} =13.5 V, EN=0 V			0.4	V
		1-mA pullup to RESET pin, V _{IN} =13.5 V, EN=3.3 V			0.4	
F	Switching frequency	V _{IN} = 13.5 V, center frequency with spread spectrum, PWM operation	1.85	2.1	2.35	MHz
F _{SW}	Switching frequency	V _{IN} = 13.5 V, without spread spectrum, PWM operation	1.85	2.1	2.35	IVITIZ
FSYNC	Sync frequency range		1.9	2.1	2.3	MHz
D _{SYNC}	Sync input duty cycle range	High state input < 5.5 V and > 2.3 V	25%		75%	
		FPWM input high (MODE = FPWM)	1.5			
V _{FPWM}	FPWM input threshold voltage	FPWM input low (MODE = AUTO with diode emulation)			0.4	V
		FPWM input hysteresis	0.15		1	
FS _{SS}	Frequency span of spread spectrum operation			±3%		
F _{PSS}	Spread-spectrum pattern frequency ⁽²⁾				9	Hz
F _{sw-ss}	Switching Frequency while in spread spectrum	V _{IN} = 13.5 V, PWM operation	1.81			MHz



Limits apply over the recommended operating junction temperature range of -40° C to $+150^{\circ}$ C, unless otherwise noted. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_j = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 13.5 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	EDW/M lookage current	V _{IN} = 13.5 V, V _{FPWM} = 3.3 V		1		
FPWM	FPWM leakage current	V _{IN} = V _{FPWM} = 13.5 V		5		μA
		V _{IN} = 13.5 V, V _{SYNC} = 3.3 V		1		
SYNC	SYNC leakage current	V _{IN} = V _{SYNC} = 13.5 V		5		μA
I _{L-HS}		LM53625	3.5	5	6.5	А
	High-side switch current limit	LM53635	4.5	6	7.5	
I _{L-LS}		LM53625	2.5	3.5	4.1	
	Low-side switch current limit	LM53635	3.5	4.5	5.1	A
I _{L-ZC}	Zero-cross current limit FPWM = low			- 0.02		^
I _{L-NEG}	Negative current limit FPWM = high			- 1.5		A
R _{DSON}	Power switch on-resistance	High-side MOSFET R _{DSON} , V _{IN} = 13 V, IL=1A		60	130	m 0
	Power switch on-resistance	Low-side MOSFET R _{DSON} , V _{IN} = 13 V, IL=1A		40	80	mΩ
V _{EN}	Enable input threshold voltage - rising	Enable rising	1.7		2	V
V _{EN_HYST}	Enable threshold hysteresis		0.45		0.55	V
V _{EN_WAKE}	Enable wake-up threshold		0.4			V
I _{EN}	EN pin input current	V _{IN} = V _{EN} = 13.5 V		2	5	μA
\/		V _{IN} 13.5 V, V _{BIAS} = 0 V		3.05		V
V _{CC}	Internal V _{CC} voltage	V _{IN} = 13.5 V, V _{BIAS} = 3.3 V		3.15		
\ <i>\</i>	Internal V _{CC} input undervoltage lockout	V _{IN} rising		2.7		V
V _{CC_UVLO}		Hysteresis below V _{CC-UVLO}		185		mV
I _{FB}	Input current from FB to AGND	Adjustable LM53625/35-Q1, FB=1 V		20		nA
	Reference voltage for adjustable option only	T _J = 25°C	0.993	1	1.007	V
V _{REF}		$T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	0.99	1	1.01	
		$T_{J} = -40^{\circ}C \text{ to } 150^{\circ}C$	0.985	1	1.015	
R _{RESET}	R _{DSON} of RESEToutput	Pull FB pin low. Sink 1-mA at RESET pin		50	85	Ω
	V _{IH}		1.5			
V _{SYNC}	V _{IL}				0.4	V
	V _{HYST}		0.15		1	
т.	1	Rising	155		175	**
T _{SD}	Thermal shutdown thresholds ⁽²⁾	Hysteresis		15		°C
		F _{sw} = 2.1 MHz		80%		
D _{MAX}	Maximum switch duty cycle	While in dropout ⁽²⁾	98%			

(1) This is the current used by the device while not switching, open loop on the ATE. It does not represent the total input current from the regulator system.

(2) Ensured by Design, Not tested at production.



7.6 System Characteristics

The following specifications are ensured by design provided that the component values in the typical application circuit are used. These parameters are not ensured by production testing. Limits apply over the recommended operating junction temperature range of -40° C to $+150^{\circ}$ C, unless otherwise noted. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 13.5 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Minimum input voltage for full functionality at 1.5 A load, after start- up.	V _{OUT} = 3.3 V +2/ - 3% regulation		3.5		V
V _{IN-MIN}	Minimum input voltage for full functionality at maximum rated load 3.5 A after start-up.	V _{OUT} = 3.3 V +2/ - 3% regulation		3.9		v
	Output voltage for 5-V option	V _{IN} = 5.6 V to 36 V, I _{OUT} = 3.5 A	4.925	5	5.08	
	Output voltage for 3.3-V option	V _{IN} 3.9 V to 36 V, I _{OUT} = 3.5 A	3.24	3.3	3.35	
V _{OUT}	Output voltage for 5-V option	V_{IN} = 5.5 V to 36 V, I_{OUT} = 100 μA to 100 mA	4.92	5.05	5.125	V
	Output voltage for 3.3-V option	$V_{\rm IN}$ = 3.8 V to 36 V, $I_{\rm OUT}$ = 100 μA to 100 mA	3.24	3.33	3.38	
	Output voltage for adjustable option	V _{IN} = V _{OUT} + 1 V to 36 V, I _{OUT} = 3.5 A	- 2.25%		2.25%	
	Input current to VIN pin	V _{IN} = 13.5 V, V _{OUT} = 3.3 V, I _{OUT} = 0 A FPWM = 0		15	40	
I _{Q-VIN}		V_{IN} = 13.5 V, V_{OUT} = 5.0 V and I_{OUT} = 0 A FPWM = 0		20		μA
V _{DROP1}	Minimum input to output voltage differential to maintain regulation accuracy without inductor DCR drop	V _{OUT} = 3.3 V/5 V, I _{OUT} = 3.5 A, +2/ - 3% output accuracy		0.35	0.6	V
V _{DROP2}	$\begin{array}{l} \mbox{Minimum input to output voltage} \\ \mbox{differential to maintain } F_{SW} \geqslant 1.85 \\ \mbox{MHz without inductor DCR drop} \end{array}$	V _{OUT} = 3.3 V/5 V, I _{OUT} =3.5 A, F _{SW} = 1.85 MHz, 2% regulation accuracy		1.1	1.4	V
		V _{IN} = 13.5 V, V _{OUT} = 5.0 V, I _{OUT} = 3.5 A		90%		
Efficiency	Typical Efficiency without inductor loss	V _{IN} = 13.5 V, V _{OUT} = 3.3 V, I _{OUT} = 3.5 A		84%		
		V _{IN} = 13.5 V, V _{OUT} = 5 V, I _{OUT} = 100 mA		88%		

7.7 Timing Characteristics

Limits apply over the recommended operating junction temperature range of -40° C to $+150^{\circ}$ C, unless otherwise noted. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 13.5 V.

		MIN	NOM	MAX	UNIT
t _{ON}	Minimum switch on time, V_{IN} = 18 V, I_L =1 A		65	84	ns
t _{OFF}	Minimum switch off time, V_{IN} = 3.8 V, I_L =1 A		60	80	ns
t _{RESET-act}	Delay time to RESET high signal	2	3	4	ms
t _{RESET-filter}	Glitch filter time for RESET function ⁽¹⁾	12	25	45	μs
t _{ss}	Soft-Start Time from first switching pulse to V_{REF} at 90%	2	3.2	5	ms
t _{EN}	Turn-on delay, C_{VCC} = 2.2 $\mu F^{(2)}$		1		ms
t _W	Short circuit wait time (<i>hiccup</i> time) ⁽³⁾		6		ms
•	Change transition time from AUTO to FPWM MODE, 20-mA load, $V_{\rm IN}$ = 13.5 V		100		μs
t _{FPWM}	Change transition time from FPWM to AUTO MODE, 20-mA load, $V_{\rm IN}$ = 13.5 V		80		μs

(1) See **# 8**.

(2) This is the time from the rising edge of EN to the time that the soft-start ramp begins.

LM53625-Q1, LM53635-Q1 ZHCSO42B - DECEMBER 2015 - REVISED JULY 2021




(3) T_w is the wait time between current limit trip and re-start. T_w is nominally 4× the soft-start time. However, provision must be made to make T_w longer to ensure survivability during an output short circuit.




7.8 Typical Characteristics


Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C. Specified temperatures are ambient.



Copyright © 2021 Texas Instruments Incorporated

TEXAS INSTRUMENTS www.ti.com.cn








8 Detailed Description

8.1 Overview

The LM53625/35-Q1 is a wide input voltage range, low quiescent current, high performance regulator with internal compensation designed specifically for the automotive market. This device is designed to minimize end-product cost and size while operating in demanding automotive environments. Normal operating frequency is 2.1 MHz allowing the use of small passive components. Because the operating frequency is above the AM band, significant saving in input filtering is also achieved. This device has a low unloaded current consumption eliminating the need for an external back-up LDO. The LM53625/35-Q1 low shutdown current and high maximum operating voltage also allows the elimination of an external load switch. To further reduce system cost, an advanced reset output is provided, which can often eliminate the use of an external reset device.

The LM53625/35-Q1 is designed with a flip-chip or HotRod technology, greatly reducing the parasitic inductance of pins. In addition, the layout of the device allows for reduction in the radiated noise generated by the switching action through partial cancellation of the current generated magnetic field.



As a result the switch-node waveform exhibits less overshoot and ringing.

图 8-1. Switch Node Waveform (VIN=13.5V, IOUT=3.5A)


The LM53625/35-Q1 is AEC-Q1 qualified as well as having electrical characteristics ensured up to a maximum junction temperature of 150°C.

The LM53625/35-Q1 is available in VQFN package with wettable-flanks which allows easy inspection of the soldering job without the requirement of X-ray checks.

Please note that, throughout this data sheet, references to the LM53625 apply equally to the LM53635. The difference between the two devices is the maximum output current and specified MOSFET current limits.



8.2 Functional Block Diagram





8.2.1 Control Scheme

The LM53625/35-Q1 control scheme allows this device to operate under a wide range of conditions with a low number of external components. Peak current mode control allows a wide range of input voltages and output capacitance values, while maintaining a constant switching frequency. Stable operation is maintained while output capacitance is changed during operation as well. This allows use in systems that require high performance during load transients and which have load switches that remove loads as system operating state changes. Short minimum on and off times ensure constant frequency regulation over a wide range of conversion ratios. These on and off times allow for a duty factor window of 13% to 87% at 2.1-MHz switching frequency.

This architecture uses frequency spreading in order to achieve low dropout voltage maintaining output regulation as the input voltage falls close to output voltage. The frequency spreading is smooth and continuous, and activated as off time approaches its minimum. Under these conditions, the LM53625/35-Q1 operates much like a constant off-time converter allowing the maximum duty cycle to reach 98% and output voltage regulation with 300-mV dropout at 3.5 A.

While input voltage is high enough to require duty factor below 13%, frequency is reduced smoothly to allow lower duty factors. In this mode many of the beneficial properties of current-mode control such as insensitivity to output capacitance is maintained. The LM53625/35-Q1 has short enough minimum on time to maintain 2.1-MHz operation while converting a 18 V input to a 3.3-V output.

As load current is reduced, the LM53625/35-Q1 transitions to light load mode. In this mode, diode emulation is used to reduce RMS inductor current and switching frequency is reduced. Also, fixed voltage versions do not need a voltage divider connected to FB saving additional power. As a result, only 15 μ A (typical, while converting 13.5 V to 3.3 V) is consumed to regulate output voltage if output is unloaded. Average output voltage increases slightly while lightly loaded as well.

For applications that require constant operating frequency regardless of the load condition, the FPWM pin allows the user to disable the light load operating mode. The device then switches at 2.1 MHz regardless of the output current. Diode emulation is also turned off when the FPWM pin is set high.

8.3 Feature Description

8.3.1 RESET Flag Output

The RESET function, built into the LM53625/35-Q1, has special features not found in the ordinary Power-Good function. A glitch filter prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Furthermore, there is a delay between the point at which the output voltage is within specified limits and the flag asserts Power Good. Because the RESET comparator and the regulation loop share the same reference, the thresholds track with the output voltage. This allows the LM53625/35-Q1 to be specified with a 96.5% maximum threshold, while at the same time specifying a 94 % worst case threshold with respect to the actual output voltage for that device. This allows tighter tolerance than is possible with an external supervisor device. The net result is a more accurate Power-Good function while expanding the system allowance for transients, and so forth. RESET operation can best be understood by reference to \mathbb{X} 8-2 and \mathbb{X} 8-3. The values for the various filter and delay times can be found in # 7.7. Output voltage excursions lasting less than T_{RESET-filter} do not trip RESET. Once the output voltage is within the prescribed limits, a delay of T_{RESET-act} is imposed before RESET goes high.

This output consists of an open-drain NMOS; requiring an external pullup resistor to a suitable logic supply. It can also be pulled up to either V_{CC} or V_{OUT} , through an appropriate resistor, as desired. The pin can be left floating or grounded if the RESET function is not used in the application. When EN is pulled low, the flag output isl also be forced low. With EN low, RESET remains valid as long as the input voltage is ≥ 1.5 V. The maximum current into this pin should be limited to 10 mA, while the maximum voltage must be less than 8 V.






图 8-3. RESET Timing Behavior

While the LM53625/35-Q1 reset function resembles a standard Power-Good function, its functionality is designed to replace a discrete reset device, reducing additional component cost. There are three major differences between the reset function and the normal power good function seen in most regulators.

• A delay has been added for release of reset. See 🛽 8-2 and 🖉 8-3 for more detail.



- RESET Output signals a fault (pulls its output to ground) while the part is disabled.
- RESET Continues to operate with input voltage as low as 1.5 V. Below this input voltage, RESET Output may be high impedance.

The threshold voltage for the RESET function is specified taking advantage of the availability of the LM53625/35-Q1 internal feedback threshold to the RESET circuit. This allows a maximum threshold of 96.5% of selected output voltage to be specified at the same time as 96 % of actual set point. The net result is a more accurate reset function while expanding the system allowance for transient response without the need for extremely accurate internal circuitry.

8.3.2 Enable and Start-Up

Start-up and shutdown of the LM53625/35-Q1 are controlled by the EN input. Applying a voltage of $\ge 2 \text{ V}$ activates the device, while a voltage of $\le 0.8 \text{ V}$ is required to shut it down. The EN input may also be connected directly to the input voltage supply. This input must not be left floating. The LM53625/35-Q1 utilizes a reference-based soft start that prevents output voltage overshoots and large inrush currents as the regulator is starting up. A typical start-up waveform is shown in $\boxed{8}$ 8-4 along with timing definitions.

The waveforms shown in [8] 8-4 indicate the sequence and timing between the enable input and the output voltage and RESET. From the figure we can define several different start-up times depending on what is relevant to the application. $\frac{1}{5}$ 8-1 lists some definitions and typical values for the timings.




图 8-4. Typical Start-up Waveform

₹ 6-1. Typical Start-up Times				
PARAMETER		DEFINITION	VALUE	UNIT
t _{RESET-READY}	Total start-up sequence time	Time from EN to RESET released	7.5	ms
t _{POWER-UP}	Start-up time	Time from EN to 90% of V _{OUT}	4	ms
t _{SS}	Soft-start time	Rise time of V_{OUT} from 10% to 90%	3.2	ms
t _{EN}	Delay time	Time from EN to start of V_{OUT} rising	1	ms
t _{RESET-ACT}	RESET time	Time from output voltage within 94% and RESET released	3	ms

表 8-1. Typical Start-up Times

8.3.3 Soft-Start Function

Soft-start time is fixed internally at about 3 ms. Soft start is achieved by ramping the internal reference. The LM53625/35-Q1 operates correctly even if there is a voltage present on the output before activation of the LM53625/35-Q1 (pre-biased start-up). The device operates in AUTO mode during soft start, and the state of the FPWM pin is ignored during that period.



8.3.4 Current Limit

The LM53625/35-Q1 incorporates valley current limit for normal overloads and for short-circuit protection. In addition, the low-side switch is also protected from excessive negative current when the device is in FPWM mode. Finally, a high-side peak-current limit is employed for protection of the top NMOS FET.

During overloads the low-side current limit, I_{L-LS} (see # 7.5), determines the maximum load current that the LM53625/35-Q1 can supply. When the low-side switch turns on, the inductor current begins to ramp down. If the current does not fall below I_{L-LS} before the next turnon cycle, then that cycle is skipped, and the low-side FET is left on until the current falls below I_{L-LS} . This is somewhat different than the more typical peak current limit, and results in 方程式 1 for the maximum load current.

$$I_{OUT}\big|_{max} = I_{LS} + \frac{\left(V_{IN} - V_{OUT}\right)}{2 \cdot F_{S} \cdot L} \cdot \frac{V_{OUT}}{V_{IN}}$$
(1)

The LM53625/35-Q1 uses two current limits, which allow use of smaller inductors than systems utilizing a single current limit. A coarse high side or peak current limit is provided to protect against faults and saturated inductors. A precision valley current limit prevents excessive average output current from the buck converter of the LM53625/35-Q1. A new switching cycle is not initiated until inductor current drops below the valley current limit. This scheme allows use of inductors with saturation current rated less than twice the rated operating current of the LM53625/35-Q1.

If the converter keeps triggering valley current limit for more than about 64 clock cycles, the device turns off both high and low side switches for approximately 5.5 ms (see T_W in # 7.7. If the overload is still present after the hiccup time, another 64 cycles is counted, and the process is repeated. If the current limit is not tripped for two consecutive clock cycles, the counter is reset. \boxtimes 8-5 shows the inductor current with a hard short on the output. The hiccup time allows the inductor current to fall to zero, resetting the inductor volt-second balance. This is the method used for short-circuit protection and keeps the power dissipation low during a fault. Of course the output current is greatly reduced in this condition (see # 7.8. A typical short-circuit transient and recovery is shown in \boxtimes 8-6.




图 8-5. Inductor Current Bursts in Short Circuit




图 8-6. Short-Circuit Transient and Recovery

The high-side current limit trips when the peak inductor current reaches I_{L-HS} (see # 7.5). This is a cycle-bycycle current limit and does not produce any frequency or current foldback. It is meant to protect the high-side MOSFET from excessive current. Under some conditions, such as high input voltage, this current limit may trip before the low-side protection. The peak value of this current limit varies with duty cycle.

In FPWM mode, the inductor current is allowed to go negative. Should this current exceed I_{NEG} , the low side switch is turned off until the next clock cycle. This is used to protect the low-side switch from excessive negative current. When the device is in AUTO mode, the negative current limit is increased to about I_{ZC} (about 0 A). This allows the device to operate in DCM.



The LM53625/35-Q1 response to a short circuit is: Peak current limit prevents excessive peak current while valley current limit prevents excessive average inductor current. After a small number of cycles of valley current limit triggers, hiccup mode is activated.

8.3.5 Hiccup Mode

In order to prevent excessive heating and power consumption under sustained short circuit conditions, a hiccup mode is included. If an overcurrent condition is maintained, the LM53625/35-Q1 shuts off its output and waits for T_W (approximately 6 ms), after which the LM53625/35-Q1 restarts operation beginning by activating soft start.




图 8-7. Hiccup Operation

During hiccup mode operation the switch node of the LM53625/35-Q1 is high impedance after a short circuit or overcurrent persists for a short duration. Periodically, the LM53625/35-Q1 attempts to restart. If the short has been removed before one of these restart attempts, the LM53625/35-Q1 operates normally.

8.3.6 Synchronizing Input

It is often desirable to synchronize the operation of multiple regulators in a single system. This technique results in better-defined EMI and can reduce the need for capacitance on some power rails. The LM53625/35-Q1 provides a SYNC input which allows synchronization with an external clock. The LM53625/35-Q1 implements an in-phase locking scheme – the rising edge of the clock signal provided to the LM53625/35-Q1 input corresponds to turning on the high-side device within the LM53625/35-Q1. This function is implemented using phase locking over a limited frequency range eliminating large glitches upon initial application of an external clock. The clock fed into the LM53625/35-Q1 replaces the internal free running clock but does not affect frequency foldback operation. Output voltage continues to be well regulated with duty factors outside of the normal 15% through 87% range though at reduced frequency.

The internal clock of the LM53625/35-Q1 can be synchronized to a system clock through the SYNC input. This input recognizes a valid high level as that \geq 1.5 V, and a valid low as that \leq 0.4 V. The frequency synchronization signal must be in the range of 1.9 MHz to 2.3 MHz with a duty cycle of from 10% to 90%. The internal clock is synced to the rising edge of the external clock. Ground this input if not used. The maximum voltage on this input is 5.5 V and should not be allowed to float. See # 8.4 to determine which modes are valid for synchronizing the clock.

The device remains in FPWM mode and operates in CCM for light loads when synchronization input is provided.

8.3.7 Undervoltage Lockout (UVLO) and Thermal Shutdown (TSD)

The LM53625/35-Q1 incorporates an input UVLO function. The device accepts an EN command when the input voltage rises above about 3.64 V and shuts down when the input falls below about 3.3 V. See # 7.5 under $V_{IN-OPERATE}$ for detailed specifications.

TSD is provided to protect the device from excessive temperature. When the junction temperature reaches about 165°C, the device shuts down; re-start occurs at a temperature of about 150°C.



8.3.8 Input Supply Current

The LM53625/35-Q1 is designed to have very low input supply current when regulating light loads. One way this is achieved is by powering much of the internal circuitry from the output. The BIAS pin is the input to the LDO that powers the majority of the control circuits. By connecting the BIAS input to the output of the regulator, this current acts as a small load on the output. This current is reduced by the ratio of V_{OUT}/V_{IN} , just like any other load. Another advantage of the LM53625/35-Q1 is that the feedback divider is integrated into the device. This allows the use of much larger resistors than can be used externally; >> 100 k Ω . This results in much lower divider current than is possible with external resistors.

方程式 2 can be used as a guide to indicate how the various terms affect the input supply current in AUTO mode in unloaded conditions. The # 9.2.2.3 show measured values for the input supply current for both the 3.3-V and the 5-V output voltage versions.

8.4 Device Functional Modes

Please refer to $\frac{1}{8}$ 8-2 and the following paragraphs for a detailed description of the functional modes for the LM53625/35-Q1. These modes are controlled by the FPWM input as shown in $\frac{1}{8}$ 8-2. This input can be controlled by any compatible logic, and the mode changed, while the regulator is operating. If it is desired to fix the mode for a given application, the input can be either connected to ground, a logic supply, or the VCC pin, as desired. The maximum input voltage on this pin is 5.5 V; the FPWM pin should not be allowed to float.

FPWM INPUT VOLTAGE	OPERATING MODE			
2151	Forced PWM : The regulator operates as a constant frequency, current mode, full- synchronous converter for all loads; without diode emulation.			
	AUTO : The regulator moves between PFM and PWM as the load current changes, utilizing diode-emulation mode to allow DCM (see the <i>Glossary</i>).			

表 8-2. Mode Selection

8.4.1 AUTO Mode

In AUTO mode the device moves between PWM and PFM as the load changes. At light loads the regulator operates in PFM. At higher loads the mode changes to PWM. The load currents at which the mode changes can be found in the $\frac{77}{9.2.2.3}$.

In PWM, the converter operates as a constant frequency, current mode, full synchronous converter using PWM to regulate the output voltage. While operating in this mode the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. This provides excellent line and load regulation and low output voltage ripple. When in PWM the converter synchronizes to any valid clock signal on the SYNC input (see # 8.4.3 and # 8.4.4).

In PFM the high side FET is turned on in a burst of one or more cycles to provide energy to the load. The frequency of these bursts is adjusted to regulate the output, while diode emulation is used to maximize efficiency (see the *Glossary*). This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at small loads. This trades off very good light load efficiency for larger output voltage ripple and variable switching frequency. Also, a small increase in the output voltage occurs in PFM. The actual switching frequency and output voltage ripple will depend on the input voltage, output voltage, and load. Typical switching waveforms for PFM are shown in 😤 8-8. See the # 9.2.2.3 for output voltage variation in AUTO mode. The SYNC input is ignored during PFM operation.

A unique feature of this device is that a minimum input voltage is required for the regulator to switch from PWM to PFM at light load. This feature is a consequence of the advanced architecture employed to provide high efficiency at light loads. 🕅 8-9 and 🕅 8-10 indicates typical values of input voltage required to switch modes at no load. Also, once the regulator switches to PFM, at light load, it remains in that mode if the input voltage is reduced.






图 8-9. Input Voltage for Mode Change — Fixed 5-V Output, 2.2-µH Inductor




图 8-10. Input Voltage for Mode Change — Fixed 3.3-V Output, 2.2-µH Inductor

 I_{Q_VIN} is the current consumed by a converter utilizing a LM53635-Q1 or LM53625-Q1 device while regulating without a load. While operating without a load, the LM53635-Q1 or LM53625-Q1 is only powering itself. The device draws power from two sources, its V_{IN} pin, I_Q , and either its FB pin for fixed versions or BIAS pin for adjustable versions, I_B . Since BIAS or FB is connected to the output of the circuit, the power consumed is converted from input power with an effective efficiency, η eff, of approximately 80 %. Here, effective efficiency is the added input power needed when lightly loading the converter of the LM53625-Q1 and LM53635-Q1 devices and is divided by the corresponding additional load. This allows unloaded current to be calculated as follows:

$$I_{Q_VIN} = I_Q + I_{EN} + (I_B + I_{div}) \frac{Output Voltage}{\eta_{eff} \times Input Voltage}$$

(2)

where

- I_{Q_VIN} is the current consumed by the operating (switching) buck converter utilizing the LM53625-Q1 or LM53635-Q1 while unloaded.
- I_Q is the current drawn by the LM53625-Q1 or LM53635-Q1 from its V_{IN} terminal. See I_Q in $\frac{#7.5}{}$.
- I_{EN} is current drawn by the LM53625-Q1 or LM53635-Q1 from its EN terminal. Include this current if EN is connected to VIN. See I_{EN} in ^{††} 7.5. Note that this current drops to a very low value if connected to a voltage less than 5 V.
- I_B is bias/feedback current drawn by the LM53625-Q1 or LM53635-Q1 while the Buck converter utilizing it is unloaded. See I_B in #7.5.



- I_{div} is the current drawn by the feedback voltage divider used to set output voltage for adjustable devices. This current is zero for fixed output voltage devices.
- η_{eff} is the light load efficiency of the Buck converter with I_{Q_VIN} removed from the input current of the buck converter input current. 0.8 is a conservative value that can be used under normal operating conditions.

Note

The EN pin consumes a few micro-amperes when tied to high; see I_{EN} . Add I_{EN} to I_Q as shown in \overline{f} \overline{I} \overline{I} 2 if EN is tied to V_{IN} . If EN is tied to a voltage less than 5 V, virtually no current is consumed allowing EN to be used as an UVLO pin once a voltage divider is added.

8.4.2 FPWM Mode

With a logic high on the FPWM input, the device is locked in PWM mode. This operation is maintained, even at no-load, by allowing the inductor current to reverse its normal direction. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency. In this mode, a negative current limit of I_{NEG} is imposed to prevent damage to the low-side FET of the regulator. When in FPWM the converter synchronizes to any valid clock signal on the SYNC input (see # 8.4.3 and # 8.4.4.

When constant frequency operation is more important than light load efficiency, pull the LM53625/35-Q1 FPWM input high or provide a valid synchronization input. Once activated, this feature ensures that the switching frequency stays above the AM frequency band, while operating between the minimum and maximum duty cycle limits. Essentially, the diode emulation feature is turned off in this mode. This means that the device remains in CCM under light loads. Under conditions where the device must reduce the on time or off time below the ensured minimum, the frequency reduces to maintain the effective duty cycle required for regulation. This can occur for high input/output voltage ratios.

With the FPWM pin pulled low (*normal* mode), the diode emulation feature is activated. Device operation is the same as above; however, the regulator goes into DCM operation when the valley of the inductor current reaches zero.

This feature may be activated and deactivated while the part is regulating without removing the load. This feature activates and deactivates gradually, over approximately 40 μ s, preventing perturbation of output voltage. When in FPWM mode, a limited reverse current is allowed through the inductor allowing power to pass from the regulators output to its input. In this case, care must be taken to ensure that a large enough input capacitor is used to absorb this reverse current.


Note

While FPWM is activated, larger currents pass through the inductor than in AUTO mode when lightly loaded. This may result in more EMI, though at a predictable frequency. Once loads are heavy enough to necessitate CCM operation, FPWM has no measurable effect on the operation of the regulator.

8.4.3 Dropout

One of the parameters that influences the dropout performance of a buck regulator is the minimum off time. As the input voltage is reduced, to near the output voltage, the off time of the high-side switch starts to approach the minimum value (see # 7.5). Beyond this point the switching may become erratic and/or the output voltage falls out of regulation. To avoid this problem, the LM53625/35-Q1 automatically reduces the switching frequency to increase the effective duty cycle. This results in two specifications regarding dropout voltage, as shown in # 7.6. One specification indicates when the switching frequency drops to 1.85 MHz; avoiding the A.M. radio band. The other specification indicates when the output voltage has fallen to 3% of nominal. See the # 9.2.2.3 for typical dropout values. The overall dropout characteristic for the 5-V option can be seen in \mathbb{R} 8-11 and \mathbb{R} 8-12. The SYNC input is ignored during frequency foldback in dropout. Additional dropout information is discussed in for 5-V output (# 9.2.2.3 and for 3.3 V output (# 9.2.3.3).





8.4.4 Input Voltage Frequency Foldback

At higher input voltages the on time of the high-side switch becomes small. When the minimum is reached (see # 7.5), the switching may become erratic and/or the output voltage may fall out of regulation. To avoid this behavior, the LM53625/35-Q1 automatically reduces the switching frequency at input voltages above about 20 V (see # 9.2.2.3). In this way the device avoids the minimum on-time restriction and maintains regulation at abnormally high battery voltages. The SYNC input is ignored during frequency foldback at high input voltages. Frequency foldback patterns are different for the fixed 3.3-V and the 5-V output options. The fixed 3.3-V option has a deeper foldback pattern to accommodate the lower duty cycle. The adjustable option has a fold-back patterns is similar to that of the fixed 3.3-V option.

8.5 Spread-Spectrum Operation

The spread spectrum is a factory option. In order to find which parts have spread spectrum enabled, see # 5.

The purpose of the spread spectrum is to eliminate peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems containing the LM53625-Q1 and LM53635-Q1 devices, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. A more difficult design criterion is reduction of emissions at higher harmonics which fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node. The LM53625-Q1 and LM53635-Q1 devices use a ±3% spread of frequencies which spread energy smoothly across the FM band but is small enough to limit sub-harmonic emissions below its switching frequency. Peak emissions at the part' s switching frequency are only reduced by slightly less than 1 dB, while peaks in the FM band are typically reduced by more than 6 dB.

The LM53625-Q1 and LM53635-Q1 devices use a cycle to cycle frequency hopping method based on a linear feedback shift register (LFSR). Intelligent pseudo random generator limits cycle to cycle frequency changes to limit output ripple. Pseudo random pattern repeats by approximately 8 Hz which is below the audio band.

The spread spectrum is only available while the clock of the LM53625-Q1 and LM53635-Q1 devices is free running at its natural frequency. Any of the following conditions overrides spread spectrum, turning it off:

- 1. An external clock is applied to the SYNC/MODE terminal.
- 2. The clock is slowed due to operation low input voltage this is operation in dropout.
- 3. The clock is slowed due to high input voltage input voltage above approximately 21 V disables spread spectrum.
- 4. The clock is slowed under light load in Auto mode this is normally not seen above 200 mA of load. In FPWM mode, spread spectrum is active even if there is no load.



9 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The LM53625/35-Q1 is a step-down DC-DC converter, typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2.5 A or 3.5 A. The following design procedures can be used to select components for the LM53625/35-Q1. Alternately, the WEBENCH[®] Design Tool may be used to generate a complete design. This tool utilizes an iterative design procedure and has access to a comprehensive database of components. This allows the tool to create an optimized design and allows the user to experiment with various design options.

9.2 Typical Applications

9.2.1 General Application

图 9-1 shows a general application schematic. FPWM, SYNC and EN are digital inputs. RESET is an open-drain output. FB connection is different for the fixed output options and the adjustable option.

- The FPWM pin can be connected to GND to enable light-load PFM operation. Select this option if current consumption at light load is critical. The pin can be connected to VCC or VIN for forced 2-MHz operation. Select this option if constant switching frequency is critical over the entire load range. The pin can also be driven by an external signal and can be toggled while the part is in operation (by an MCU for example.) Refer to the #7.5 and #8.4 for more details on the operation and signal requirements of the FPWM pin.
- The SYNC pin can be used to control the switching frequency and the phase of the converter. If the function is not needed, tie the SYNC pin to GND or 3 V.
- The RESET pin can be left floating if the function is not required. If the function is needed, the pin must be connected to a DC rail through a pullup resistor (100 k Ω is the typical recommended value). Check #7.5 and #8.3.1 for the details of the RESET-pin function.
- If the device is a fixed-output version (3.3 V or 5 V output option), connect the FB pin directly to the output. In the case of an adjustable-output part, connect the output to the FB pin through a voltage divider. See # 9.2.1.2 for details on component selection.
- The BIAS pin can be connected directly to the output except in applications that can experience inductive shorts (such as cases with long leads on the output). In those cases, a 3 Ω or so is necessary between the output and the BIAS pin, and a small capacitor to GND is necessary close to the BIAS pin (C_{BIAS}). Alternatively, a Schottky diode can be connected between the OUT and GND to limit the negative voltage that can arise on the output during inductive shorts. In addition, BIAS can also be connected to an external rail if necessary and if available. The typical current into the bias pin is 15 mA when the device is operating in PWM mode at 2.1 MHz.
- Power components must be chosen carefully for proper operation of the converter. # 9.2.1.2 discusses the details of the process of choosing the input capacitors, output capacitors, and inductor for the application.








图 9-1. General Application Circuit

9.2.1.1 Design Requirements

See $\frac{1}{8}$ 9-4, $\frac{1}{8}$ 9-5, and $\frac{1}{8}$ 9-6. The minimum input voltage shown in $\frac{1}{8}$ 9-1 is not the minimum operating voltage of the LM53625-Q1/LM53635-Q1. Rather, it is a typical operating range for the systems. For the complete information regarding minimum input voltage, please refer to $\frac{1}{7}$.5

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 External Components Selection

The device requires input capacitors and an output inductor-capacitor filter. These components are critical to the performance of the device.

9.2.1.2.1.1 Input Capacitors

The input capacitor supplies the AC switching current drawn from the switching action of the internal power FETs. The input current of a buck converter is discontinuous, so the ripple current supplied by the input capacitor is large. The input capacitor must be rated to handle both the RMS current and the dissipated power.

The device is designed to be used with ceramic capacitors on the input of the buck regulator. The recommended dielectric type of these capacitors is X5R, X7R, or of comparable material to maintain proper tolerances over voltage and temperature.

The device requires a minimum of 22 μ F of ceramic capacitance at the input. TI recommends 2 × 10 μ F, 10 μ F for PVIN1 and 10 μ F for PVIN2. Place these capacitors close to the PVIN1 and PGND1 / PVIN2 and PGND2 pads.

In addition, it is especially important to have small ceramic capacitors of 10 nF to 100 nF very close to the PVIN1 and PVIN2 inputs in order to minimize ringing and EMI generation due to the high speed switching of the device coupled with trace inductance.

Many times it is desirable to use an additional electrolytic capacitor on the input, in parallel with the ceramics. This is especially true if longs leads/traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by long power leads. The use of this additional capacitor will also help with voltage dips caused by input supplies with unusually high impedance.



9.2.1.2.1.1.1 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying ripple current and isolating switching noise from other circuits. 表 9-1 shows the nominal and minimum values of total input capacitance recommenced for the LM53625/35-Q1. Also shown are the measured values of *effective* capacitance for the indicated capacitor. In addition, small high frequency bypass capacitors connected directly between the VIN and PGND pins are very helpful in reducing noise spikes and aid in reducing conducted EMI. TI recommends that a small case size 10-nF ceramic capacitor be placed across the input, as close to the device as possible. Additional high-frequency capacitors can be used to help manage conducted EMI or voltage spike issues that may be encountered.

NOMINAL	INPUT CAPACITANCE	MINIMUM INP	UT CAPACITANCE	PART NUMBER			
RATED CAPACITANCE	MEASURED CAPACITANCE ⁽¹⁾	RATED CAPACITANCE	MEASURED CAPACITANCE ⁽¹⁾				
3 × 10 μ F	22.5 µ F	2 × 10 μ F	15 µ F	CL32B106KBJNNNE			

表 9-1. Recommended Input Capacitors

(1) Measured at 14 V and 25°C.

9.2.1.2.1.2 Output Inductors and Capacitors Selection

There are several design considerations related to the selection of output inductors and capacitors:

- Load transient response
- Stability
- Efficiency
- Output ripple voltage
- Overcurrent ruggedness

The device has been optimized for use with nominal LC values as shown in the 89.1.

9.2.1.2.1.2.1 Inductor Selection

The LM53625/35-Q1 is optimized for a nominal inductance of 2.2 μ H for the 5-V and 3.3-V versions. This gives a ripple current that is approximately 20% to 30% of the full load current of 3.5 A. For output voltages greater than 5 V, a proportionally larger inductor can be used, thus keeping the ratio of inductor current slope to internal compensating slope constant.

The most important inductor parameters are saturation current and parasitic resistance. Inductors with a saturation current of between 7 A and 8 A are appropriate for most applications when using the LM53625/35-Q1. Of course, the inductor parasitic resistance must be as low as possible to reduce losses at heavy loads. $\frac{1}{2}$ 9-2 gives a list of several possible inductors that can be used with the LM53625/35-Q1.

The LM53625 and LM53635 devices run in current mode and with internal compensation. This compensation is stable with inductance between 1.5 μ H and 10 μ H. For most applications, use 2.2 μ H with the fixed 5-V and 3.3-V versions of the LM53625 and LM53635 devices. Adjustable devices operate at the same frequency under high input-voltage conditions as devices set to deliver 3.3 V (see 9-28). Inductor current ripple at high input voltages can become excessive when using a 2.2- μ H inductor with an adjustable device that is delivering output voltage above 6 V. A 4.7- μ H inductor might be necessary. Inductance that is too high is not recommended as it can result in poor load transient behavior and instability for extreme inductance choice. See $\frac{1}{8}$ 9-2 for typical recommended values.

The inductor must be rated to handle the peak load current plus the ripple current — take care when reviewing the different saturation current ratings specified by different manufacturers. Saturation current ratings are typically specified at 25° C, so ratings at maximum ambient temperature of the application should be requested from the manufacturer. For the LM53635, TI recommends a saturation current of 7.5 A or higher, and for the LM53625, a saturation current of 6.5 A or higher is recommended

衣 5-2. Recommended inductors				
MANUFACTURER	PART NUMBER	SATURATION CURRENT	DC RESISTANCE	
Würth	7440650022	6 A	15 m Ω	
Coilcraft	DO3316T-222MLB	7.8 A	11 m Ω	
Coiltronics	MPI4040R3-2R2-R	7.9 A	48 m Ω	
Vishay	IHLP2525CZER2R2M01	8 A	18 m Ω	
Vishay	IHLP2525BDER2R2M01	6.5 A	28 m Ω	

表 9-2. Recommended Inductors

The designer should choose the inductors that best match the system requirements. A very wide range of inductors are available as regarding physical size, height, maximum current (thermally limited, and inductance loss limited), series resistance, maximum operating frequency, losses, and so forth. In general, inductors of smaller physical size have higher series resistance (DCR) and implicitly lower overall efficiency is achieved. Very low-profile inductors may have even higher series resistance. TI recommends finding the best compromise between system performance and cost.

9.2.1.2.1.2.2 Output Capacitor Selection

The LM53625/35-Q1 is designed to work with low-ESR ceramic capacitors. For automotive applications, TI recommends X5R and X7R type capacitors. The *effective* value of these capacitors is defined as the actual capacitance under voltage bias and temperature. All ceramic capacitors have a large voltage coefficient, in addition to normal tolerances and temperature coefficients. Under DC bias, the capacitance value drops considerably. Larger case sizes and/or higher voltage capacitors are better in this regard. To help mitigate these effects, multiple small capacitors can be used in parallel to bring the minimum *effective* capacitance up to the desired value. This can also ease the RMS current requirements on a single capacitor. \boxed{R} 9-3 shows the nominal and minimum values of total output capacitance recommended for the LM53625/35-Q1. The values shown also provide a starting point for other output voltages, when using the adjustable option. Also shown are the measured values of *effective* capacitance for the indicated capacitor. More output capacitance can be used to improve transient performance and reduce output voltage ripple.

In practice, the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and Bode plots are the best way to validate any given design and should always be completed before the application goes into production. Make a careful study of temperature and bias voltage variation of any candidate ceramic capacitor in order to ensure that the minimum value of *effective* capacitance is provided. The best way to obtain an optimum design is to use the Texas Instruments WEBENCH Design Tool.

In adjustable applications the feed-forward capacitor, C_{FF}, provides another degree of freedom when stabilizing and optimizing the design. Refer to *Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor* (SLVA289) for helpful information when adjusting the feed-forward capacitor.

In addition to the capacitance shown in $\frac{1}{20}$ 9-3, a small ceramic capacitor placed on the output can help to reduce high frequency noise. Small case-size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing spikes on the output caused by inductor parasitics.

Limit the maximum value of total output capacitance to between 300 μ F and 400 μ F. Large values of output capacitance can prevent the regulator from starting up correctly and adversely effect the loop stability. If values in the range given above, or greater, are to be used, then a careful study of start-up at full load and loop stability must be performed.



表 9-3. Recommended Output Capacitors					
OUTPUT VOLTAGE	NOMINAL OUTPUT CAPACITANCE		MINIMUM OUTPU	IT CAPACITANCE	PART NUMBER
	RATED CAPACITANCE	MEASURED CAPACITANCE ⁽¹⁾	RATED CAPACITANCE	MEASURED CAPACITANCE ⁽¹⁾	
3.3 V (fixed option)	3 × 22 µF	63 µF	2 × 22 µF	42 µF	C3225X7R1C226M250AC
5 V (fixed option)	3 × 22 µF	60 µF	2 × 22 µF	40 µF	C3225X7R1C226M250AC
6 V	5×22 μF	98 µF	3×22 μF	58 µF	C3225X7R1C226M250AC
10 V ⁽²⁾	5×22 µF	80 µF	3×22 μF	48 µF	C3225X7R1C226M250AC

表 9-3. Recommended Output Capacitors

(1) Measured at indicated V_{OUT} at 25°C.

(2) L = 4.7 μH.

The output capacitor of a switching converter absorbs the AC ripple current from the inductor and provides the initial response to a load transient. The ripple voltage at the output of the converter is the product of the ripple current flowing through the output capacitor and the impedance of the capacitor. The impedance of the capacitor can be dominated by capacitive, resistive, or inductive elements within the capacitor, depending on the frequency of the ripple current. Ceramic capacitors have very low ESR and remain capacitive up to high frequencies. Their inductive component can be usually neglected at the frequency ranges the switcher operates.

The output-filter capacitor smooths out the current flow from the inductor to the load and helps maintain a steady output voltage during transient load changes. It also reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and low enough ESR to perform these functions.

Consult *Output Ripple Voltage for Buck Switching Regulator* (SLVA630) for more details on the estimation of the output voltage ripple for this converter.

9.2.1.2.2 Setting the Output Voltage

For the fixed output voltage versions, the FB input is connected directly to the output voltage node. Preferably, near the top of the output capacitor. If the feedback point is located further away from the output capacitors (that is, remote sensing), then a small 100-nF capacitor may be needed at the sensing point.

9.2.1.2.2.1 FB for Adjustable Versions

The adjustable version of the LM53625-Q1 and LM53635-Q1 devices regulates output voltage to a level that results in the FB node being V_{REF}, which is approximately 1 V; see # 7.5. Output voltage given a specific feedback divider can be calculated using 5程式 3:

Output Voltage =
$$V_{ref} \times \frac{R_{FBB} + R_{FBT}}{R_{FBB}}$$
 (3)

See [8] 9-34 for an example of the use of adjustable versions of the LM53625-Q1 and LM53635-Q1 devices. To ensure proper behavior for all modes of operation, a 50 k Ω resistor is recommended for R_{FBT}. R_{FBB} can then be determined using :

$$R_{FBB} = \frac{V_{ref} \times R_{FBT}}{Output Voltage - V_{ref}}$$
(4)

In addition a feed-forward capacitor C_{FF} may be required to optimize the transient response. For output voltages greater than 6 V, the WEBENCH Design Tool can be used to optimize the design.

9.2.1.2.3 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the LM53625/35-Q1. This output requires a 4.7-µF, 10-V ceramic capacitor connected from VCC to GND for proper operation. X7R type is recommended for automotive applications. In general this output must not be loaded with any external circuitry. However, it can be used to supply a logic level to the FPWM input or for the pullup resistor used with the RESET output. The nominal output of the LDO is 3.15 V.



9.2.1.2.4 BIAS

The BIAS pin is the input to the internal LDO. As mentioned in # 8.3.8, this input is connected to V_{OUT} in order to provide the lowest possible supply current at light loads. Because this input is connected directly to the output, it must be protected from negative voltage transients. Such transients may occur when the output is shorted at the end of a long PCB trace or cable. If this is likely in a given application, then place a small resistor in series between the BIAS input and V_{OUT}, as shown in [8] 9-4. Size the resistor to limit the current out of the BIAS pin to < 100 mA. Values in the range of 2 Ω to 5 Ω are usually sufficient. Values greater than 5 Ω are not recommended. As a rough estimate, assume that the full negative transient will appear across R_{BIAS} and design for a current of < 100 mA. In severe cases, a Schottky diode can be placed in parallel with the output to limit the transient voltage and current.

When a resistor is used between the output and the BIAS pin, a $0.1-\mu F$ capacitor is required close to the BIAS pin. In general, TI recommends having a $0.1-\mu F$ capacitor near the BIAS pin, regardless of the presence or not of the resistor, unless the trace between the output capacitors and the BIAS pin is very short.

The typical current into the bias pin is 15 mA when the device is operating in PWM mode at 2.1 MHz.

9.2.1.2.5 CBOOT

The LM53625/35-Q1 requires a *boot-strap* capacitor between the CBOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A ceramic capacitor of 0.47 μ F, \geq 6.3 V is required.

9.2.1.2.6 Maximum Ambient Temperature

As with any power conversion device, the LM53625/35-Q1 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T_J) is a function of the ambient temperature, the power loss, and the effective thermal resistance, R_{θ JA} of the device and PCB combination. The maximum internal die temperature for the LM53625/35-Q1 is 150°C, thus establishing a limit on the maximum device power dissipation and therefore load current at high ambient temperatures. π R_{θ JA} 5 shows the relationships between the important parameters.

$$I_{OUT} = \frac{(T_J - T_A)}{R_{\theta JA}} \cdot \frac{\eta}{(1 - \eta)} \cdot \frac{1}{V_{OUT}}$$
(5)

The device uses an advanced package technology that utilizes the pads/pins as heat spreading paths. As a result, the pads should be connected to large copper areas in order to dissipate the heat from the IC. All pins provide some heat relief capability but the PVINs, PGNDs and SW pins are of particular importance for proper heat dissipation. Utilization of all the board layers for heat dissipation using vias as heat pipes is recommended. The Layout Guideline section includes example that shows layout for proper heat management.


9.2.1.3 Application Curves

These parameters are not tested and represent typical performance only. Unless otherwise stated, the following conditions apply: $V_{IN} = 12$ V, $T_A = 25$ °C. For the purpose of offering the more information to the designer, information for the application with FPWM pin high (FPWM mode) and FPWM pin low (AUTO mode) is included, although the schematic shows the application running specifically in FPWM mode. The mode is specified under each following graph.


LM53625-Q1, LM53635-Q1







9.2.2 Fixed 5-V Output for USB-Type Applications





9.2.2.1 Design Requirements

Example requirements for a typical 5-V application. The input voltages are here for illustration purposes only. See # 7.5 for minimum operating input voltage. The minimum input voltage necessary to achieve proper output regulation depends on the components used. See $\boxed{\$}$ 9-11 for typical drop-out behavior.

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage range	8 V to 18 V steady state, 5.5 V to 36 V transients			
Output current	0 A to 3.5 A			
Switching Frequency at 0-A load	Critical: must have > 1.85 MHz			
Current Consumption at 0-A load	Not critical: < 100 mA acceptable			
Synchronization	Yes: 1.9 MHz supplied by MCU			

表 9-4. Example Requirements for 5-V Typical Application





9.2.2.2 Detailed Design Procedure

- BIAS is connected to the output. This example assumes that the load is connected to the output through long wires so a 3 Ω resistor is inserted to minimize risks of damage to the part during load shorts. As a result a 0.1-µF capacitor is required close to the bias pin.
- FB is connected directly to the output. BIAS and FB are connected to the output via separate traces. This is
 important in order to reduce noise and achieve good performances. See #11.1 for more details on the
 proper layout method.
- SYNC is connected to ground through a pulldown resistor, and an external synchronization signal can be applied. The pulldown resistor ensures that the pin is not floating when the SYNC pin is not driven by any source.
- EN is connected to VIN so the device operates as soon as the input voltage rises above the V_{IN-OPERATE} threshold.
- FPWM is connected to VCC. This causes the device to operate in FPWM mode. In this mode, the switching frequency is not affected by the output current and is ensured to be within the boundaries set by F_{SW}. The drawback is that the efficiency is not optimized for light loads. See *# 8.4* for more details.
- A 4.7-µF capacitor is connected between VCC and GND close to the VCC pin This ensures stable operation of the internal LDO.
- RESET is biased to the output in this example. A pullup resistor is necessary. A 100-k Ω is selected for this application and is generally sufficient. The value can be selected to match the needs of the application but must not lead to excessive current into the RESET pin when RESET is in a low state. Consult # 7.1 for the maximum current allowed. In addition, a low pullup resistor could lead to an incorrect logic level due to the value of R_{RESET}. Consult # 7.5 for details on the RESET pin.
- Input capacitor selection is detailed in # 9.2.1.2.1.1. It is important to connect small high-frequency capacitors C_{IN HF1} and C_{IN HF2} as close to both inputs PVIN1 and PVIN2 as possible.
- Output capacitor selection is detailed in #9.2.1.2.1.2.2.
- Inductor selection is detailed in #9.2.1.2.1.2.1. In general, a 2.2-µH inductor is recommended for the fixed output options. For the adjustable options, the inductance can vary with the output voltage due to ripple and current limit requirements.


9.2.2.3 Application Curves

The following characteristics apply only to the circuit of # 9.2.2. These parameters are not tested and represent typical performance only. Unless otherwise stated, the following conditions apply: V_{IN} = 12 V, T_A = 25°C. For the purpose of offering the more information to the designer, information for the application with FPWM pin high (FPWM mode) and FPWM pin low (AUTO mode) is included, although the schematic shows the application running specifically in FPWM mode. The mode is specified under each following graph.


LM53625-Q1, LM53635-Q1

ZHCSO42B - DECEMBER 2015 - REVISED JULY 2021















9.2.3 Fixed 3.3-V Output





9.2.3.1 Design Requirements

Example requirements for a typical 3.3-V application. The input voltages are here for illustration purposes only. See # 7.5 for minimum operating input voltage. The minimum input voltage necessary to achieve proper output regulation depends on the components used. See $\boxed{8}$ 9-25 for typical drop-out behavior.

\sim 9-5. Example Requirements for 5.5-V Application			
DESIGN PARAMETER	EXAMPLE VALUE		
Input voltage range	8-V to 18-V steady state, 4.0-V to 36-V transients		
Output current	0 A to 3.5 A		
Swtiching Frequency at 0-A load	Not critical: Need >1.85 MHz at high load only		
Current Consumption at 0-A load	Critical: Need to ensure low current consumption to reduce battery drain		
Synchronization	No		

表 9-5. Example Requirements for 3.3-V Application



9.2.3.2 Detailed Design Procedure

- BIAS is connected to the output. This example assumes that the load is close to the output so no bias resistance is necessary. A 0.1-µF capacitor is still recommended close to the bias pin.
- FB is connected directly to the output. BIAS and FB are connected to the output via separate traces. This is important to reduce noise and achieve good performances. See #11.1 for more details on the proper layout method.
- SYNC is connected to ground directly as there is no need for this function in this application.
- EN is connected to VIN so the device perates as soon as the input voltage rises above the V_{IN-OPERATE} threshold.
- FPWM is connected to GND. This causes the device to operate in AUTO mode. In this mode, the switching frequency is adjusted at light loads to keep efficiency maximum. As a result the switching frequency will change with the output current until medium load is reached. The part will then switch at the frequency defined by F_{SW}. See *# 8.4* for more details.
- A 4.7-µF capacitor is connected between VCC and GND close to the VCC pin This ensures stable operation of the internal LDO.
- RESET is biased to an external rail in this example. A pullup resistor is necessary. A 100 k Ω is selected for this application and is generally sufficient. The value can be selected to match the needs of the application but must not lead to excessive current into the RESET pin when RESET is in a low state. Consult #7.1 for the maximum current allowed. In addition, a low pull-up resistor could lead to an incorrect logic level due to the value of R_{RESET}. Consult #7.5 for details on the RESET pin.
- it is important to connect small high frequency capacitors C_{IN_HF1} and C_{IN_HF2} as close to both inputs PVIN1 and PVIN2 as possible. For the detailed process of choosing input capacitors, refer to #9.2.1.2.1.1.
- Output capacitor selection is detailed in # 9.2.1.2.1.2.2.
- Inductor selection is detailed in # 9.2.1.2.1.2.1. In general, a 2.2-µH inductor is recommended for the fixed output options. For the adjustable options, the inductance can vary with the output voltage due to ripple and current limit requirements.


9.2.3.3 Application Curves

The following characteristics apply only to the circuit of [8] 9-18. *These parameters are not tested and represent typical performance only.* Unless otherwise stated, the following conditions apply: V_{IN} = 12 V, T_A = 25°C. For the purpose of offering the more information to the designer, information for the application with FPWM pin high (FPWM mode) and FPWM pin low (AUTO mode) is included, although the schematic shows the application running specifically in AUTO mode. The mode is specified under each of the following graphs.


LM53625-Q1, LM53635-Q1

ZHCSO42B - DECEMBER 2015 - REVISED JULY 2021














9.2.4 Adjustable Output




图 9-34. 6 V Output Power Supply



9.2.4.1 Design Requirements

The application highlighted in this section is for a typical 6-V system but can be used as a basis for the implementation of the adjustable version of the LM53625/LM53635 for other output voltages as well. The input voltages are here for illustration purposes only. See # 7.5 for minimum operating input voltage.

[∞] 3-6. Example Requirements for 6-4 Application								
DESIGN PARAMETER	EXAMPLE VALUE							
Input voltage range	8-V to 18-V steady state							
Output current	0 A to 3.5 A							
Swtiching Frequency at 0-A load	Constant frequency preferred							
Current Consumption at 0-A load	Not critical							
Synchronization	No							

表 9-6. Example Requirements for 6-V Application


9.2.4.2 Detailed Design Procedure

- BIAS is connected to the output. This example assumes that inductive short are a risk for this application so a 3- Ω resistor is added between BIAS and the output. A 0.1-µF capacitor is added close the BIAS pin.
- FB is connected to the output through a voltage divider in order to create a voltage of 1 V at the FB pin when the output is at 6 V. A 12-pF capacitance is added in parallel with the top feedback resistor in order to improve transient behavior. BIAS and FB are connected to the output via separate traces. This is important to reduce noise and achieve good performances. See #11.1 for more details on the proper layout method.
- SYNC is connected to ground directly as there is no need for this function in this application.
- EN is toggled by an external device (like an MCU for example). A pulldown resistor is placed to ensure the part does not turn on if the external source is not driving the pin (Hi-Z condition).
- FPWM is connected to GND. This leads the device to operate in AUTO mode. In this mode, the switching frequency is adjusted at light loads to keep efficiency maximum. As a result the switching frequency changes with the output current until medium load is reached. The device then switches at the frequency defined by F_{SW} . See # 8.4 for more details.
- A 4.7-µF capacitor is connected between VCC and GND close to the VCC pin. This ensure stable operation
 of the internal LDO.
- RESET is not used in this example so the pin has been left floating. Other possible connections can be seen in the previous typical applications and in # 8.3.1.
- Power components (input capacitor, output capacitor, and inductor) selection can be found here in # 9.2.1.2.1.



9.2.4.3 Application Curves

The following characteristics apply only to the circuit of [8] 9-34. *These parameters are not tested and represent typical performance only.* Unless otherwise stated, the following conditions apply: $V_{IN} = 12$ V, $T_A = 25^{\circ}$ C. For the purpose of offering meaningful information to the designer, information is included for the application with FPWM pin high (FPWM mode) and FPWM pin low (AUTO mode) although the schematic shows the application running specifically in AUTO mode. The mode is specified under each of the following graphs.





9.3 What to Do and What Not to Do

- **Don't:** Exceed the **#**7.1.
- **Don't:** Exceed the # **7.3**.
- **Don't:** Allow the EN, FPWM or SYNC input to float.
- **Don't:** Allow the output voltage to exceed the input voltage, nor go below ground.
- **Don't:** Use the thermal data given in the # 7.4 table to design your application.
- Do: Follow all of the guidelines and/or suggestions found in this data sheet before committing a design to
 production. TI Application Engineers are ready to help critique designs and PCB layouts to help ensure
 successful projects.
- **Do:** Refer to the helpful documents found in # **12.2.1**.

10 Power Supply Recommendations

The characteristics of the input supply must be compatible with the # 7.1 and # 7.3 found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with 5 # 6:

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$
(6)

where

• η is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low ESR ceramic input capacitors, can form an under-damped resonant circuit. This circuit may cause overvoltage transients at the VIN pin, each time the input supply is cycled on and off. The parasitic resistance causes the voltage at the VIN pin to dip when the load on the regulator is switched on or exhibits a transient. If the regulator is operating close to the minimum input voltage, this dip may cause the device to shut down and/or reset. The best way to solve these kinds of issues is to reduce the distance from the input supply to the regulator and/or use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. A value in the range of 20 μ F to 100 μ F is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This can lead to instability, as well as some of the effects mentioned above, unless it is designed carefully. SNVA538 and SNVA489c provide helpful suggestions when designing an input filter for any switching regulator.

In some cases a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* V-I characteristic (thyristor type). The use of a device with this type of characteristic is not recommend. When the TVS fires, the clamping voltage drops to a very low value. If this holding voltage is less than the output voltage of the regulator, the output capacitors are discharged through the regulator back to the input. This uncontrolled current flow could damage the regulator.



11 Layout

11.1 Layout Guidelines

The PCB layout of a DC-DC converter is critical for optimal performance of the application. For a buck converter the input loop formed by the input capacitors and power grounds are very critical. The input loop carries fast transient currents that cause larger transient voltages when reacting with a parasitic loop inductance. The IC uses two input loops in parallel IN1 and IN2 as shown in 😤 11-1 that cuts the parasitic input inductance in half. To get the minimum input loop area two small high frequency capacitors CIN1 and CIN2 are placed as close as possible.

To further reduce inductance, an input current return path should be placed underneath the loops IN1 and IN2. The closest metal plane is MID1 Layer2, and with a solid copper plane placed right under the IN1 and IN2 loop the parasitic loop inductance is minimized. Connecting this MID1 Layer2 plane then to GND will provide a nice bridge connection between GND1 and GND2 as well. Minimizing the parasitic input loop inductance will minimize switch node ringing and EMI.

The output current loop can be optimized as well by using two ceramic output caps COUT1 and COUT2 to each side. They will form two parallel ground return paths OUT1 from COUT1 back to the low side FET PGND1 pins 5,6,7,8 and a second symmetric ground return path OUT2 from COUT2 back to low side FET PGND2 pins 10,11,12 and 13. Having two parallel ground return path will yield into reduced "ground bouncing" and reduced sensitivity of surrounding circuits sensitive to it.




图 11-1. Layout of the Power Components and Current Flow

Providing adequate thermal paths to dissipate heat is critical for operation at full current. The recommended method for heat dissipation is to use large solid 2 oz copper planes well connected to the power pins VIN1, VIN2, GND1 and GND2 which transfer the heat out of the IC over the TOP Layer1 copper planes. It is important to leave the TOP Layer1 copper planes as unbroken as much as possible so that heat is not trapped near the IC. The heat flow can be further optimized by thermally connecting the TOP Layer 1 plane to large BOTTOM Layer4



2oz. copper planes with vias. MID2 Layer3 is then open for all other signal routing. A fully filled / solid BOTTOM Layer4 ground plane without any interruptions or ground splitting is beneficial for EMI as well. Most important for low EMI is to use the smallest possible switch node copper area. The switch node including the C_{BOOT} cap has the largest dv/dt signal causing common mode noise coupling. Using any kind of grounded shield around the switch node will "shorten" and reduce this e-field.

All these DC/DC converter descriptions can be transformed into layout guidelines:

- 1. Place two 0.047- μ F / 50-V high frequency input capacitors C_{IN1} and C_{IN2} as close as possible to the VIN1/2 and PGND1/2 pins to minimize switch node ringing.
- 2. *Place bypass capacitors for VCC and BIAS close to their respective pins.* Make sure AGND pin "sees" the C_{VCC} and C_{BIAS} capacitors first before connecting it to GND.
- 3. Place C_{BOOT} capacitor with smallest parasitic loop. Shielding the C_{BOOT} capacitor and switch node will have biggest impact to reduce common mode noise. Placing a small R_{BOOT} resistor (less than 3 Ω is recommended) in series to C_{BOOT} will slow down the dV/dt of the switch node and reduce EMI.
- 4. Place the feedback resistor divider for adjustable parts as close as possible to the FB pin and to AGND pin of the device. Use dedicated feedback trace and away from switch node and C_{BOOT} capacitor to avoid any cross coupling into sensitive analog feedback.
- 5. Use dedicated BIAS trace to avoid noise into feedback trace.
- 6. Use a 3- Ω to 5- Ω resistor between the output and BIAS if the load is far from the output of the converter or inductive shorts on the output are possible.
- 7. Use well connected large 2-oz. TOP and BOTTOM copper planes for all power pins VIN1/2 and PGND1/2.
- 8. Minimize switch node and C_{BOOT} area for lowest EMI common mode noise.
- 9. For lowest EMI place input and output wires on same side of PCB, using EMI filter and away from switch node.
- 10. The resources in # 12 provide additional important guidelines.

11.2 Layout Example

This example layout is the one used in REV A of the LM53635 EVM. It shows the C_{IN} and $C_{IN_{HF}}$ capacitors placed symmetrically either side of the device.




图 11-2. Recommended Layout for LM53625/35-Q1



12 Device and Documentation Support

12.1 Device Support

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.2 Documentation Support

12.2.1 Related Documentation

For additional information, see the following:

- Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor (SLVA289)
- Output Ripple Voltage for Buck Switching Regulator (SLVA630)
- AN-1149 Layout Guidelines for Switching Power Supplies (SNVA021)
- AN-1229 Simple Switcher® PCB Layout Guidelines (SNVA054)
- Constructing Your Power Supply- Layout Considerations (SLUP230)
- AN-2020 Thermal Design By Insight, Not Hindsight (SNVA419)
- Semiconductor and IC Package Thermal Metrics (SPRA953)

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments. WEBENCH[®] is a registered trademark of TI. 所有商标均为其各自所有者的财产。

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改TI 针对TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM536253QRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536253
LM536253QRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536253
LM536253QRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536253
LM536253QRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536253
LM536255QRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536255
LM536255QRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536255
LM536255QRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536255
LM536255QRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536255
LM53625AQRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625A
LM53625AQRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625A
LM53625AQRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625A
LM53625AQRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625A
LM53625LQRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625L
LM53625LQRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625L
LM53625LQRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625L
LM53625LQRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625L
LM53625LQURNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53625L
LM53625LQURNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53625L
LM53625MQRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625M
LM53625MQRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625M
LM53625MQRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625M
LM53625MQRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625M
LM53625MQURNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53625M
LM53625MQURNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53625M
LM53625NQRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625N
LM53625NQRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625N
LM53625NQRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625N
LM53625NQRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53625N
LM53625NQURNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53625N



29-May-2025

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LM53625NQURNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53625N
LM536353QRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536353
LM536353QRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536353
LM536353QRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536353
LM536353QRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536353
LM536355QRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536355
LM536355QRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536355
LM536355QRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536355
LM536355QRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L536355
LM53635AQRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635A
LM53635AQRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635A
LM53635AQRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635A
LM53635AQRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635A
LM53635LQRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635L
LM53635LQRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635L
LM53635LQRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635L
LM53635LQRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635L
LM53635MQRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635M
LM53635MQRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635M
LM53635MQRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635M
LM53635MQRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635M
LM53635MQURNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53635M
LM53635MQURNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53635M
LM53635NQRNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635N
LM53635NQRNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635N
LM53635NQRNLTQ1	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635N
LM53635NQRNLTQ1.A	Active	Production	VQFN-HR (RNL) 22	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	L53635N
LM53635NQURNLRQ1	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53635N
LM53635NQURNLRQ1.A	Active	Production	VQFN-HR (RNL) 22	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	U53635N

⁽¹⁾ **Status:** For more details on status, see our product life cycle.



www.ti.com

29-May-2025

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


www.ti.com

Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM536253QRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM536253QRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM536255QRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM536255QRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625AQRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625AQRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625LQRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625LQRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625LQURNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION



www.ti.com

23-Jun-2023


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM53625MQRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625MQRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625MQURNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625NQRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625NQRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53625NQURNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM536353QRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM536353QRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM536355QRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM536355QRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635AQRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635AQRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635LQRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635LQRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635MQRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635MQRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635MQURNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635NQRNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635NQRNLTQ1	VQFN- HR	RNL	22	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM53635NQURNLRQ1	VQFN- HR	RNL	22	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jun-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM536253QRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM536253QRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM536255QRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM536255QRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53625AQRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53625AQRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53625LQRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53625LQRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53625LQURNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53625MQRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53625MQRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53625MQURNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53625NQRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53625NQRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53625NQURNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM536353QRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM536353QRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM536355QRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0

PACKAGE MATERIALS INFORMATION



www.ti.com

23-Jun-2023

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM536355QRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53635AQRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53635AQRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53635LQRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53635LQRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53635MQRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53635MQRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53635MQURNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53635NQRNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0
LM53635NQRNLTQ1	VQFN-HR	RNL	22	250	213.0	191.0	35.0
LM53635NQURNLRQ1	VQFN-HR	RNL	22	3000	367.0	367.0	38.0

RNL 22


5 X 4, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RNL0022B



PACKAGE OUTLINE

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




RNL0022B

EXAMPLE BOARD LAYOUT

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RNL0022B

EXAMPLE STENCIL DESIGN

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




RNL0022A



PACKAGE OUTLINE

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




RNL0022A

EXAMPLE BOARD LAYOUT

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RNL0022A

EXAMPLE STENCIL DESIGN

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司