

具有 100V、0.75A 集成 MOSFET 的 LM5181 65V_{IN} PSR 反激式直流/直流转换器

1 特性

- 提供功能安全
 - 可帮助进行功能安全系统设计的文档
- 专为可靠耐用的应用而设计
 - 4.5V 至 65V 的宽输入电压范围，启动后的工作电压低至 3.5V
 - 稳定可靠的解决方案，只有一个组件穿过隔离层
 - $\pm 1.5\%$ 的总输出稳压精度
 - 可选 V_{OUT} 温度补偿
 - 6ms 内部或可编程软启动
 - 输入 UVLO 和热关断保护
 - 断续模式过流故障保护
 - 具有 -40°C 至 $+150^{\circ}\text{C}$ 的结温范围
- 通过集成技术减小解决方案尺寸，降低成本
 - 集成 100V、0.4 Ω 功率 MOSFET
 - 无需光耦合器或变压器辅助绕组即可进行 V_{OUT} 稳压
 - 内部环路补偿
- 高效率 PSR 反激运行
 - MOSFET 在 BCM 模式下实现准谐振关断
 - 低输入静态电流
 - 具有用于提升效率的外部偏置选项
 - 具有单输出和多输出实施手段
- 超低的 EMI 传导和辐射信号
 - 软开关可避免二极管反向恢复
 - 针对 CISPR 32 EMI 要求进行了优化
- 使用 WEBENCH® Power Designer 创建定制稳压器设计

2 应用

- 隔离式现场发送器和现场传动器
- 适用于模拟输入模块的多输出轨
- 电机驱动器：IGBT 和 SiC 栅极驱动电源
- 楼宇自动化 HVAC 系统
- 隔离式偏置电源

3 说明

LM5181 是一款初级侧稳压 (PSR) 反激式转换器，在 4.5V 至 65V 的宽输入范围内具有高效率。隔离输出电压采样自初级侧反激式电压，因此，无需使用光耦合器、电压基准或变压器的第三绕组进行输出电压稳压。


凭借高度的集成性，可实现简单可靠的高密度设计，其中只有一个组件穿过隔离层。通过采用边界导电模式 (BCM) 开关，可实现紧凑的磁解决方案以及优于 $\pm 1.5\%$ 的负载和线路调节性能。集成的 100V 功率 MOSFET 能够提供高达 4W 的输出功率并提高应对线路瞬变的余量。

LM5181 反激式转换器采用 8 引脚 4mm × 4mm 热增强型 WSON 封装，引脚间距为 0.8mm。


器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
LM5181	WSON (8)	4.00mm × 4.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



典型应用



典型效率 ($V_{OUT} = 5V$)



Table of Contents

1 特性	1	9 Application and Implementation	17
2 应用	1	9.1 Application Information.....	17
3 说明	1	9.2 Typical Applications.....	17
4 Revision History	2	10 Power Supply Recommendations	24
5 Description (continued)	2	11 Layout	25
6 Pin Configuration and Functions	3	11.1 Layout Guidelines.....	25
7 Specifications	4	11.2 Layout Examples.....	26
7.1 Absolute Maximum Ratings.....	4	12 Device and Documentation Support	27
7.2 ESD Ratings.....	4	12.1 Device Support.....	27
7.3 Recommended Operating Conditions.....	4	12.2 Documentation Support.....	28
7.4 Thermal Information.....	4	12.3 接收文档更新通知.....	28
7.5 Electrical Characteristics.....	5	12.4 支持资源.....	28
7.6 Typical Characteristics.....	6	12.5 Trademarks.....	28
8 Detailed Description	9	12.6 静电放电警告.....	28
8.1 Overview.....	9	12.7 术语表.....	29
8.2 Functional Block Diagram.....	9	13 Mechanical, Packaging, and Orderable Information	29
8.3 Feature Description.....	9		
8.4 Device Functional Modes.....	16		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (April 2020) to Revision A (January 2021)	Page
• 更新了整个文档的表、图和交叉参考的编号格式.....	1
• 向特性添加了功能安全项目.....	1

5 Description (continued)

The LM5181 flyback converter simplifies implementation of isolated DC/DC supplies with optional features to optimize performance for the target end equipment. The output voltage is set by one resistor, while an optional resistor improves output voltage accuracy by negating the thermal coefficient of the flyback diode voltage drop. Additional features include an internally-fixed or externally-programmable soft start, optional bias supply connection for higher efficiency, precision enable input with hysteresis for adjustable line UVLO, hiccup-mode overload protection, and thermal shutdown protection with automatic recovery.

6 Pin Configuration and Functions




图 6-1. NGU Package 8-Pin WSON With Wettable Flanks Top View

表 6-1. Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	SW	P	Switch node that is internally connected to the drain of the N-channel power MOSFET. Connect to the primary-side switching terminal of the flyback transformer.
2	FB	I	Primary-side feedback pin. Connect a resistor from FB to SW. The ratio of the FB resistor to the resistor at the RSET pin sets the output voltage.
3	VIN	P/I	Input supply connection. Source for internal bias regulators and input voltage sensing pin. Connect directly to the input supply of the converter with short, low impedance paths.
4	EN/UVLO	I	Enable input and undervoltage lockout (UVLO) programming pin. If the EN/UVLO voltage is below 1.1 V, the converter is in shutdown mode with all functions disabled. If the EN/UVLO voltage is greater than 1.1 V and below 1.5 V, the converter is in standby mode with the internal regulator operational and no switching. If the EN/UVLO voltage is above 1.5 V, the start-up sequence begins.
5	SS/BIAS	I	Soft start or bias input. Connect a capacitor from SS/BIAS to GND to adjust the output start-up time and input inrush current. If SS/BIAS is left open, the internal 6-ms soft-start timer is activated. Connect an external supply to SS/BIAS to supply bias to the internal voltage regulator and enable internal soft start.
6	TC	I	Temperature compensation pin. Tie a resistor from TC to RSET to compensate for the temperature coefficient of the forward voltage drop of the secondary diode, thus improving regulation at the secondary-side output.
7	RSET	I	Reference resistor tied to GND to set the reference current for FB. Connect a 12.1-kΩ resistor from RSET to GND.
8	GND	G	Analog and power ground. Ground connection of internal control circuits and power MOSFET.
-	DAP	G	Die attach pad. Connect to PCB ground plane.

(1) P = Power, G = Ground, I = Input, O = Output.

7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN to GND	- 0.3	70	V
	EN/UVLO to GND	- 0.3	70	
	TC to GND	- 0.3	6	
	SS/BIAS to GND	- 0.3	14	
	FB to GND	- 0.3	70.3	
	FB to VIN	- 0.3	0.3	
	RSET to GND	- 0.3	3	
Output voltage	SW to GND	- 1.5	100	V
	SW to GND (20-ns transient)	- 3		
Operating junction temperature, T_J		- 40	150	$^{\circ}\text{C}$
Storage temperature, T_{stg}		- 55	150	$^{\circ}\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 2000	V
		HBM ESD Classification Level 2		
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	
		CDM ESD Classification Level C4B		

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	4.5		65	V
V_{SW}	SW voltage			95	V
$V_{\text{EN/UVLO}}$	EN/UVLO voltage			65	V
$V_{\text{SS/BIAS}}$	SS/BIAS voltage			13	V
T_J	Operating junction temperature	- 40		150	$^{\circ}\text{C}$

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM5181	UNIT
		NGU (WSON)	
		8 PINS	
$R_{\theta \text{ JA}}$	Junction-to-ambient thermal resistance	41.3	$^{\circ}\text{C/W}$
$R_{\theta \text{ JC(top)}}$	Junction-to-case (top) thermal resistance	34.7	$^{\circ}\text{C/W}$
$R_{\theta \text{ JB}}$	Junction-to-board thermal resistance	19.1	$^{\circ}\text{C/W}$
Ψ_{JT}	Junction-to-top characterization parameter	0.3	$^{\circ}\text{C/W}$

THERMAL METRIC ⁽¹⁾		LM5181	UNIT
		NGU (WSON)	
		8 PINS	
Ψ_{JB}	Junction-to-board characterization parameter	19.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.


7.5 Electrical Characteristics

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over the full -40°C to 150°C junction temperature range unless otherwise indicated. $V_{IN} = 24\text{ V}$ and $V_{EN/UVLO} = 2\text{ V}$ unless otherwise stated.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
$I_{SHUTDOWN}$	VIN shutdown current	$V_{EN/UVLO} = 0\text{ V}$		3		μA
I_{ACTIVE}	VIN active current	$V_{EN/UVLO} = 2.5\text{ V}$, $V_{RSET} = 1.8\text{ V}$		260	350	μA
$I_{ACTIVE-BIAS}$	VIN current with BIAS connected	$V_{SS/BIAS} = 6\text{ V}$		25	40	μA
$V_{SD-FALLING}$	Shutdown threshold	$V_{EN/UVLO}$ falling	0.3			V
ENABLE AND INPUT UVLO						
$V_{SD-RISING}$	Standby threshold	$V_{EN/UVLO}$ rising		0.8	1	V
$V_{UV-RISING}$	Enable threshold	$V_{EN/UVLO}$ rising	1.45	1.5	1.53	V
$V_{UV-HYST}$	Enable voltage hysteresis	$V_{EN/UVLO}$ falling	0.04	0.05		V
$I_{UV-HYST}$	Enable current hysteresis	$V_{EN/UVLO} = 1.6\text{ V}$	4.2	5	5.5	μA
FEEDBACK						
I_{RSET}	RSET current	$R_{RSET} = 12.1\text{ k}\Omega$		100		μA
V_{RSET}	RSET regulation voltage	$R_{RSET} = 12.1\text{ k}\Omega$	1.191	1.21	1.224	V
$V_{FB-VIN1}$	FB to VIN voltage	$I_{FB} = 80\text{ }\mu\text{A}$	-40			mV
$V_{FB-VIN2}$	FB to VIN voltage	$I_{FB} = 120\text{ }\mu\text{A}$			40	mV
SWITCHING FREQUENCY						
F_{SW-MIN}	Minimum switching frequency			12		kHz
F_{SW-MAX}	Maximum switching frequency			350		kHz
t_{ON-MIN}	Minimum switch on-time			140		ns
DIODE THERMAL COMPENSATION						
V_{TC}	TC voltage	$I_{TC} = \pm 10\text{ }\mu\text{A}$, $T_J = 25^\circ\text{C}$		1.2	1.27	V
POWER SWITCHES						
$R_{DS(on)}$	MOSFET on-state resistance	$I_{SW} = 100\text{ mA}$		0.4		Ω
SOFT-START AND BIAS						
I_{SS}	SS ext capacitor charging current			5		μA
t_{SS}	Internal SS time			6		ms
$V_{BIAS-UVLO-RISE}$	BIAS enable voltage	$V_{SS/BIAS}$ rising		5.5	5.75	V
$V_{BIAS-UVLO-HYST}$	BIAS UVLO hysteresis	$V_{SS/BIAS}$ falling		190		mV
CURRENT LIMIT						
$I_{SW-PEAK}$	Peak current limit threshold		0.62	0.75	0.88	A
THERMAL SHUTDOWN						
T_{SD}	Thermal shutdown threshold	T_J rising		175		°C
T_{SD-HYS}	Thermal shutdown hysteresis			6		°C


7.6 Typical Characteristics

$V_{IN} = 24\text{ V}$, $V_{EN/UVLO} = 2\text{ V}$ (unless otherwise stated).




See 图 9-1

图 7-1. Efficiency versus Load



See 图 9-1

图 7-2. Output Voltage versus Load



See 图 9-1

$I_{OUT} = 0.5\text{ A}$

图 7-3. Primary-side Switching Waveform in BCM




图 7-4. Shutdown Quiescent Current versus Temperature




图 7-5. Active Quiescent Current versus Temperature




图 7-6. Active Quiescent Current with BIAS versus Temperature




图 7-7. RSET Current versus Input Voltage




图 7-8. RSET Current versus Temperature




图 7-9. TC Voltage versus Temperature




图 7-10. EN/UVLO Threshold Voltages versus Temperature




图 7-11. EN/UVLO Hysteresis Current versus Temperature




图 7-12. MOSFET R_{DS(on)} versus Temperature




图 7-13. Switch Peak Current Limits versus Temperature




图 7-14. Minimum Switch On-Time versus Temperature




图 7-15. Minimum Switching Frequency versus Temperature





图 7-16. Maximum Switching Frequency versus Temperature

8 Detailed Description

8.1 Overview

The LM5181 primary-side regulated (PSR) flyback converter is a high-density, cost-effective solution for industrial systems requiring less than 4 W of isolated DC/DC power. This compact, easy-to-use flyback converter with low I_Q can be applied over a wide input voltage range from 4.5 V to 65 V, with operation down to 3.5 V after start-up. Innovative frequency and current amplitude modulation enables high conversion efficiency across the entire load and line range. Primary-side regulation of the isolated output voltage using sampled values of the primary winding voltage eliminates the need for an opto-coupler or an auxiliary transformer winding for feedback. Regulation performance that rivals that of traditional opto-coupler solutions is achieved without the associated cost, solution size, and reliability concerns. The LM5181 converter services a wide range of applications including IGBT-based motor drives, factory automation, and medical equipment.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Integrated Power MOSFET

The LM5181 is a flyback dc/dc converter with integrated 100-V, 0.75-A N-channel power MOSFET. During the MOSFET on-time, the transformer primary current increases from zero with a slope of V_{IN} / L_{MAG} (where L_{MAG} is the transformer primary-referred magnetizing inductance) while the output capacitor supplies the load current. When the MOSFET is turned off by the control logic, the SW voltage V_{SW} swings up to approximately $V_{IN} + (N_{PS} \times V_{OUT})$, where $N_{PS} = N_P / N_S$ is the primary-to-secondary turns ratio of the transformer. The magnetizing current flows in the secondary side through the flyback diode, charging the output capacitor and supplying current to the load. Duty cycle D is defined as t_{ON} / t_{SW} , where t_{ON} is the MOSFET conduction time and t_{SW} is the switching period.

Figure 8-1 shows a typical schematic of the LM5181 PSR flyback circuit. Components denoted in red are optional depending on the application requirements.




图 8-1. LM5181 Flyback Converter Schematic (Optional Components in Red)

8.3.2 PSR Flyback Modes of Operation

The LM5181 uses a variable-frequency, peak current-mode (VFPCM) control architecture with three possible modes of operation as illustrated in 图 8-2.




图 8-2. Three Modes of Operation Illustrated by Variation of Switching Frequency With Load

The LM5181 operates in boundary conduction mode (BCM) at heavy loads. The power MOSFET turns on when the current in the secondary winding reaches zero, and the MOSFET turns off when the peak primary current reaches the level dictated by the output of the internal error amplifier. As the load is decreased, the frequency increases to maintain BCM operation. The duty cycle of the flyback converter is given 方程式 1.

$$D = \frac{(V_{OUT} + V_D) \cdot N_{PS}}{V_{IN} + (V_{OUT} + V_D) \cdot N_{PS}} \quad (1)$$

where

- V_D is the forward voltage drop of the flyback diode as its current approaches zero

The output power in BCM is given by 方程式 2, where the applicable switching frequency and peak primary current in BCM are specified by 方程式 3 and 方程式 4, respectively.

$$P_{OUT(BCM)} = \frac{L_{MAG} \cdot I_{PRI-PK(BCM)}^2}{2} \cdot F_{SW(BCM)} \quad (2)$$

$$F_{SW(BCM)} = \frac{1}{I_{PRI-PK(BCM)} \cdot \left(\frac{L_{MAG}}{V_{IN}} + \frac{L_{MAG}}{N_{PS} \cdot (V_{OUT} + V_D)} \right)} \quad (3)$$

$$I_{PRI-PK(BCM)} = \frac{2 \cdot (V_{OUT} + V_D) \cdot I_{OUT}}{V_{IN} \cdot D} \quad (4)$$

As the load decreases, the LM5181 clamps the maximum switching frequency to 350 kHz, and the converter enters discontinuous conduction mode (DCM). The power delivered to the output in DCM is proportional to the peak primary current squared as given by 方程式 5 and 方程式 6. Thus, as the load decreases, the peak current reduces to maintain regulation at 350-kHz switching frequency.

$$P_{OUT(DCM)} = \frac{L_{MAG} \cdot I_{PRI-PK(DCM)}^2}{2} \cdot F_{SW(DCM)} \quad (5)$$

$$I_{PRI-PK(DCM)} = \sqrt{\frac{2 \cdot I_{OUT} \cdot (V_{OUT} + V_D)}{L_{MAG} \cdot F_{SW(DCM)}}} \quad (6)$$

$$D_{DCM} = \frac{L_{MAG} \cdot I_{PRI-PK(DCM)} \cdot F_{SW(DCM)}}{V_{IN}} \quad (7)$$

At even lighter loads, the primary-side peak current set by the internal error amplifier decreases to a minimum level of 0.15 A, or 20% of its 0.75-A peak value, and the MOSFET off-time extends to maintain the output load requirement. The system operates in frequency foldback mode (FFM), and the switching frequency decreases as the load current is reduced. Other than a fault condition, the lowest frequency of operation of the LM5181 is 12 kHz, which sets a minimum load requirement of approximately 0.5% full load.

8.3.3 Setting the Output Voltage

To minimize output voltage regulation error, the LM5181 senses the reflected secondary voltage when the secondary current reaches zero. The feedback (FB) resistor, which is connected between SW and FB as shown in 图 8-1, is determined using 方程式 8.

$$R_{FB} = (V_{OUT} + V_D) \cdot N_{PS} \cdot \frac{R_{SET}}{V_{REF}} \quad (8)$$

where

- R_{SET} is nominally 12.1 k Ω

8.3.3.1 Diode Thermal Compensation

The LM5181 employs a unique thermal compensation circuit that adjusts the feedback setpoint based on the thermal coefficient of the forward voltage drop of the flyback diode. Even though the output voltage is measured when the secondary current is effectively zero, there is still a non-zero forward voltage drop associated with the flyback diode. Select the thermal compensation resistor using [方程式 9](#).

$$R_{TC} [k\Omega] = \frac{R_{FB} [k\Omega]}{N_{PS}} \cdot \frac{3}{TC_{Diode} [mV/^{\circ}C]} \quad (9)$$

The temperature coefficient of the diode voltage drop may not be explicitly provided in the diode data sheet, so the effective value can be estimated based on the measured output voltage shift overtemperature when the TC resistor is not installed.

8.3.4 Control Loop Error Amplifier

The inputs of the error amplifier include a level-shifted version of the FB voltage and an internal 1.21-V reference set by the resistor at RSET. A type-2 internal compensation network stabilizes the converter. In BCM operation when the output voltage is in regulation, an on-time interval is initiated when the secondary current reaches zero. The power MOSFET is subsequently turned off when an amplified version of the peak primary current exceeds the error amplifier output.

8.3.5 Precision Enable

The precision EN/UVLO input supports adjustable input undervoltage lockout (UVLO) with hysteresis for application specific power-up and power-down requirements. EN/UVLO connects to a comparator with a 1.5-V reference voltage and 50-mV hysteresis. An external logic signal can be used to drive the EN/UVLO input to toggle the output on and off for system sequencing or protection. The simplest way to enable the LM5181 is to connect EN/UVLO directly to V_{IN} . This allows the LM5181 to start up when V_{IN} is within its valid operating range. However, many applications benefit from using a resistor divider R_{UV1} and R_{UV2} as shown in [图 8-3](#) to establish a precision UVLO level.




图 8-3. Programmable Input Voltage UVLO With Hysteresis

Use [方程式 10](#) and [方程式 11](#) to calculate the input UVLO voltages turnon and turnoff voltages, respectively.

$$V_{IN(on)} = V_{UV-RISING} \left(1 + \frac{R_{UV1}}{R_{UV2}} \right) \quad (10)$$

where

- $V_{UV-RISING}$ and $V_{UV-FALLING}$ are the UVLO comparator thresholds
- $I_{UV-HYST}$ is the hysteresis current

$$V_{IN(off)} = V_{UV-FALLING} \left(1 + \frac{R_{UV1}}{R_{UV2}} \right) - I_{UV-HYST} \cdot R_{UV1} \quad (11)$$

where

- $V_{UV-RISING}$ and $V_{UV-FALLING}$ are the UVLO comparator thresholds
- $I_{UV-HYST}$ is the hysteresis current

The LM5181 also provides a low- I_Q shutdown mode when the EN/UVLO voltage is pulled below a base-emitter voltage drop (approximately 0.6 V at room temperature). If the EN/UVLO voltage is below this hard shutdown threshold, the internal LDO regulator powers off, and the internal bias-supply rail collapses, shutting down the bias currents of the LM5181. The LM5181 operates in standby mode when the EN/UVLO voltage is between the hard shutdown and precision-enable thresholds.

8.3.6 Configurable Soft Start

The LM5181 has a flexible and easy-to-use soft-start control pin, SS/BIAS. The soft-start feature prevents inrush current impacting the LM5181 and the input supply when power is first applied. This is achieved by controlling the voltage at the output of the internal error amplifier. Soft start is achieved by slowly ramping up the target regulation voltage when the device is first enabled or powered up. Selectable and adjustable start-up timing options include a 6-ms internally-fixed soft start and an externally-programmable soft start.

The simplest way to use the LM5181 is to leave SS/BIAS open. The LM5181 employs an internal soft-start control ramp and starts up to the regulated output voltage in 6 ms.

However, in applications with a large amount of output capacitance, higher V_{OUT} or other special requirements, the soft-start time can be extended by connecting an external capacitor C_{SS} from SS/BIAS to GND. A longer soft-start time further reduces the supply current needed to charge the output capacitors while sourcing the required load current. When the EN/UVLO voltage exceeds the UVLO rising threshold and a delay of 20 μ s expires, an internal current source I_{SS} of 5 μ A charges C_{SS} and generates a ramp to control the primary current amplitude. Calculate the soft-start capacitance for a desired soft-start time, t_{SS} , using [方程式 12](#).

$$C_{SS} [nF] = 5 \cdot t_{SS} [ms] \quad (12)$$

C_{SS} is discharged by an internal FET when switching is disabled by EN/UVLO or thermal shutdown.

8.3.7 External Bias Supply




图 8-4. External Bias Supply Using Transformer Auxiliary Winding

The LM5181 has an external bias supply feature that reduces input quiescent current and increases efficiency. When the voltage at SS/BIAS exceeds a rising threshold of 5.5 V, bias power for the internal LDO regulator can be derived from an external voltage source or from a transformer auxiliary winding as shown in 图 8-4. With a bias supply connected, the LM5181 then uses its internal soft-start ramp to control the primary current during start-up.

When using a transformer auxiliary winding for bias power, the total leakage current related to diodes D_{BIAS1} and D_{BIAS2} in 图 8-4 should be less than 1 μA across the full operating temperature range.

8.3.8 Minimum On-Time and Off-Time

When the internal power MOSFET is turned off, the leakage inductance of the transformer resonates with the SW node parasitic capacitance. The resultant ringing behavior can be excessive with large transformer leakage inductance and can corrupt the secondary zero-current detection. To prevent such a situation, a minimum switch off-time, designated as $t_{OFF-MIN}$, of a maximum of 360 ns is set internally to ensure proper functionality. This sets a lower limit for the transformer magnetizing inductance as discussed in 节 9.2.1.2.

Furthermore, noise effects as a result of power MOSFET turnon can impact the internal current sense circuit measurement. To mitigate this effect, the LM5181 provides a blanking time after the MOSFET turns on. This blanking time forces a minimum on-time, t_{ON-MIN} , of 140 ns.

8.3.9 Overcurrent Protection

In case of an overcurrent condition on the isolated output or outputs, the output voltage drops lower than the regulation level since the maximum power delivered is limited by the peak current capability on the primary side. The peak primary current is maintained at 0.75 A (plus an amount related to the 100-ns propagation delay of the current limit comparator) until the output decreases to the secondary diode voltage drop to impact the reflected signal on the primary side. At this point, the LM5181 assumes the output cannot be recovered and re-calibrates its switching frequency to 9 kHz until the overload condition is removed. The LM5181 responds with similar behavior to an output short circuit condition.

For a given input voltage, 方程式 13 gives the maximum output current prior to the engagement of overcurrent protection, where η is the efficiency. The typical threshold value for $I_{SW-PEAK}$ from 节 7 is 0.75 A.

$$I_{OUT(max)} = \frac{\eta}{2} \cdot \frac{I_{SW-PEAK}}{\left(\frac{V_{OUT}}{V_{IN}} + \frac{1}{N_{PS}} \right)} \quad (13)$$

A failsafe current limit set at 1.2 A, or 1.6 times the nominal peak current limit, provides redundant fault protection in case of transformer short circuit or saturation effects. This initiates a 7.5-ms hiccup interval after eight overcurrent events.

8.3.10 Thermal Shutdown

Thermal shutdown is an integrated self-protection to limit junction temperature and prevent damage related to overheating. Thermal shutdown turns off the device when the junction temperature exceeds 175°C to prevent further power dissipation and temperature rise. Junction temperature decreases after shutdown, and the LM5181 restarts when the junction temperature falls to 169°C.

8.4 Device Functional Modes

8.4.1 Shutdown Mode

EN/UVLO facilitates ON and OFF control for the LM5181. When $V_{EN/UVLO}$ is below approximately 0.6 V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 3 μ A at $V_{IN} = 24$ V. The LM5181 also employs internal bias rail undervoltage protection. If the internal bias supply voltage is below its UV threshold, the converter remains off.

8.4.2 Standby Mode

The internal bias rail LDO regulator has a lower enable threshold than the converter itself. When $V_{EN/UVLO}$ is above 0.6 V and below the precision-enable threshold (1.5 V typically), the internal LDO is on and regulating. The precision enable circuitry is turned on once the internal VCC is above its UV threshold. The switching action and voltage regulation are not enabled until $V_{EN/UVLO}$ rises above the precision enable threshold.

8.4.3 Active Mode

The LM5181 is in active mode when $V_{EN/UVLO}$ is above the precision-enable threshold and the internal bias rail is above its UV threshold. The LM5181 operates in one of three modes depending on the load current requirement:

1. Boundary conduction mode (BCM) at heavy loads
2. Discontinuous conduction mode (DCM) at medium loads
3. Frequency foldback mode (FFM) at light loads

Refer to [§ 8.3.2](#) for more details.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The LM5181 requires only a few external components to convert from a wide range of supply voltages to one or more isolated output rails. To expedite and streamline the process of designing of a LM5181-based converter, a comprehensive LM5181 [quick-start calculator](#) is available for download to assist the designer with component selection for a given application. WEBENCH® online software is also available to generate complete designs, leveraging iterative design procedures and access to comprehensive component databases. The following sections discuss the design procedure for both single- and dual-output implementations using specific circuit design examples.

As mentioned previously, the LM5181 also integrates several optional features to meet system design requirements, including precision enable, input UVLO, programmable soft start, output voltage thermal compensation, and external bias supply connection. Each application incorporates these features as needed for a more comprehensive design.

The application circuits detailed in [§ 9.2](#) show LM5181 configuration options suitable for several application use cases.

9.2 Typical Applications

For step-by-step design procedures, circuit schematics, bill of materials, PCB files, simulation and test results of LM5181-powered implementations, refer to the [TI reference designs](#) library.

9.2.1 Design 1: Wide V_{IN} , Low I_Q PSR Flyback Converter Rated at 5 V, 0.5 A

The schematic diagram of a 5-V, 0.5-A PSR flyback converter is given in [图 9-1](#).




图 9-1. Schematic for Design 1 With $V_{IN(nom)} = 24\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 0.5\text{ A}$

9.2.1.1 Design Requirements

The required input, output, and performance parameters for this application example are shown in 表 9-1.

表 9-1. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage range	10 V to 65 V
Input UVLO thresholds	9.5 V on, 6.5 V off
Output voltage	5 V
Rated load current, $V_{IN} = 24$ V	0.5 A
Output voltage regulation	$\pm 1.5\%$
Output voltage ripple	< 100 mV

The target full-load efficiency is 87.5% based on a nominal input voltage of 24 V and an isolated output voltage of 5 V. The LM5181 is chosen to deliver a fixed 5-V output voltage set by resistor R_{FB} connected between the SW and FB pins. The input voltage turnon and turnoff thresholds are established by R_{UV1} and R_{UV2} . The required components are listed in 表 9-2. Transformers for other designs are listed in 表 9-3.

表 9-2. List of Components for Design 1

REF DES	QTY	SPECIFICATION	VENDOR	PART NUMBER
C_{IN}	1	2.2 μ F, 100 V, X7R, 1206, ceramic	AVX	12061C225KAT4A
		2.2 μ F, 100 V, X7R, 1210, ceramic	TDK	C3225X7R2A225K230AB
			Murata	GCJ32DR72A225KA01L
			Taiyo Yuden	HMK325B7225KN-T
C_{OUT}	1	47 μ F, 10 V, X7S, 1210, ceramic	TDK	C3225X7S1A476M250AC
		47 μ F, 10 V, X7R, 1210, ceramic	Murata	GRM32ER71A476KE15L
			Taiyo Yuden	LMK325B7476MM-TR
C_{SS}	1	47 nF, 16 V, X7R, 0402	Std	Std
D_{CLAMP}	1	Zener, 24 V, 1 W, PowerDI-123	DFLZ24-7	Diodes Inc.
D_F	1	Switching diode, 75 V, 0.25 A, SOD-323	CMDD4448	Central Semi
D_{FLY}	1	Schottky diode, 40 V, 2 A, SOD-123	FSV340FP	Onsemi
D_{OUT}	1	Zener, 5.6 V, 5%, SOD-523	BZX585-C5V6	Nexperia
R_{FB}	1	158 k Ω , 1%, 0402	Std	Std
R_{SET}	1	12.1 k Ω , 1%, 0402	Std	Std
R_{TC}	1	130 k Ω , 1%, 0402	Std	Std
R_{UV1}	1	536 k Ω , 1%, 0603	Std	Std
R_{UV2}	1	100 k Ω , 1%, 0402	Std	Std
T_1	1	44 μ H, 1.4 A, 3 : 1, 8.2 \times 8.6 \times 9.6 mm	Würth Elektronik	750318633
U_1	1	LM5181 PSR flyback converter, VSON-8	Texas Instruments	LM5181NGUR

表 9-3. Magnetic Components for Various Output Voltages

OUTPUT VOLTAGE (RANGE)	TURNS RATIO	L _{MAG} , I _{SAT}	DIMENSIONS	VENDOR	PART NUMBER
3.3 V (up to 4 V)	4 : 1	40 μH, 1 A	8.6 × 8.26 × 9.65 mm	Würth Elektronik	750319117
5 V (4 V to 5.5 V)	3 : 1	44 μH, 1 A			750318633
12 V (5.5 V to 16 V)	1 : 1				750318737
24 V (16 V to 32 V)	1 : 2				750318738
48 V (32 V to 50 V)	1 : 3				750319118
15 V and – 7.5 V dual	1 : 1.5 : 0.8	30 μH, 1 A			750319119

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5181 device with WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.1.2.2 Custom Design With Excel Quickstart Tool

Select components based on the converter specifications using the LM5181 [quick-start calculator](#).

9.2.1.2.3 Flyback Transformer – T_1

Choose a turns ratio based on an approximate 60% max duty cycle at minimum input voltage using [方程式 14](#), rounding up or down as needed.

$$N_{PS} = \frac{D_{MAX}}{1-D_{MAX}} \cdot \frac{V_{IN(min)}}{V_{OUT} + V_D} = \frac{0.6}{1-0.6} \cdot \frac{10V}{5V + 0.3V} = 3 \quad (14)$$

Select a magnetizing inductance based on the minimum off-time constraint using [方程式 15](#). Choose a value of 44 μ H and a saturation current of minimum 1 A for this application.

$$L_{MAG} \geq \frac{(V_{OUT} + V_D) \cdot N_{PS} \cdot t_{OFF-MIN}}{I_{SW-PEAK(FFM)}} = \frac{(5V + 0.3V) \cdot 3 \cdot 360ns}{0.15A} = 38\mu H \quad (15)$$

Note that a higher magnetizing inductance provides a larger operating range for BCM and FFM, but the leakage inductance can increase based on a higher number of primary turns, N_P . The primary and secondary winding RMS currents are given by [方程式 16](#) and [方程式 17](#), respectively.

$$I_{PRI-RMS} = \sqrt{\frac{D}{3}} \cdot I_{PRI-PK} \quad (16)$$

$$I_{SEC-RMS} = \sqrt{\frac{2 \cdot I_{OUT} \cdot I_{PRI-PK} \cdot N_{PS}}{3}} \quad (17)$$

Find the maximum output current for a given turns ratio using [方程式 18](#), where the typical value for $I_{SW-PEAK}$ is the 0.75-A switch current peak threshold. Iterate by increasing the turns ratio if the output current capability is too low at minimum input voltage.

$$I_{OUT(max)} = \frac{\eta}{2} \cdot \frac{I_{SW-PEAK}}{\left(\frac{V_{OUT}}{V_{IN}} + \frac{1}{N_{PS}} \right)} = \frac{0.85}{2} \cdot \frac{0.75 A}{\left(\frac{5 V}{V_{IN}} + \frac{1}{3} \right)} = \begin{cases} 0.42 A & \text{at } V_{IN} = 12 V \\ 0.6 A & \text{at } V_{IN} = 24 V \end{cases} \quad (18)$$

9.2.1.2.4 Flyback Diode - D_{FLY}

The flyback diode reverse voltage is given by 方程式 19.

$$V_{D-REV} \geq \frac{V_{IN(max)}}{N_{PS}} + V_{OUT} = \frac{65 V}{3} + 5 V \approx 27 V \quad (19)$$

Select a 40-V, 3-A Schottky diode for this application to account for inevitable diode voltage overshoot and ringing related to the resonance of transformer leakage inductance and diode parasitic capacitance. Connect an appropriate RC snubber circuit (for example, 100 Ω and 22 pF) across the flyback diode if needed.

In general, choose a flyback diode with current rating greater than the maximum peak secondary winding current of $N_{PS} \times I_{SW-PEAK}$. As mentioned in 节 11, place adequate copper at the cathode of the diode to improve its thermal performance and prevent overheating during high ambient temperature or overload conditions. Beware of the high leakage current typical of a Schottky diode at elevated operating temperatures.

9.2.1.2.5 Zener Clamp Circuit - D_F, D_{CLAMP}

Connect a diode-Zener clamping circuit across the primary winding to limit the peak switch-node voltage after MOSFET turnoff below the maximum level of 95 V, as given by 方程式 20.

$$V_{DZ(clamp)} < V_{SW(max)} - V_{IN(max)} \quad (20)$$

Choosing the zener, D_{CLAMP}, with clamp voltage of approximately 1.5 times the reflected output voltage, as specified by 方程式 21, provides a balance between the maximum SW voltage excursion and the leakage inductance demagnetization time.

$$V_{DZ(clamp)} = 1.5 \cdot N_{PS} \cdot (V_{OUT} + V_D) = 1.5 \cdot 3 \cdot (5 V + 0.3 V) \approx 24 V \quad (21)$$

Select an ultra-fast switching diode or Schottky diode for D_F with rated voltage greater than the maximum input voltage and with low forward recovery voltage drop.

9.2.1.2.6 Output Capacitor - C_{OUT}

The output capacitor determines the voltage ripple at the converter output, limits the voltage excursion during a load transient, and sets the dominant pole of the converter's small-signal response. For a flyback converter specifically, the output capacitor supplies the load current when the main switch is on, therefore, the output voltage ripple is a function of load current and duty cycle.

Select an output capacitance using 方程式 22 to limit the ripple voltage amplitude to less than 1% of the output voltage at minimum input voltage.

$$C_{OUT} \geq \frac{L_{MAG} \cdot I_{SW-PEAK}^2}{2 \cdot \Delta V_{OUT} \cdot V_{OUT}} \cdot \left(\frac{1+D}{2} \right)^2 = \frac{44 \mu H \cdot (0.75 A)^2}{2 \cdot 50 mV \cdot 5 V} \cdot \left(\frac{1+0.6}{2} \right)^2 = 32 \mu F \quad (22)$$

Mindful of the voltage coefficient of ceramic capacitors, select a 47-μF, 10-V capacitor in 1210 case size with X7S or better dielectric. 方程式 23 gives the output capacitor RMS ripple current.

$$I_{\text{COUT-RMS}} = I_{\text{OUT}} \cdot \sqrt{\frac{2 \cdot N_{\text{PS}} \cdot I_{\text{PRI-PK}}}{3 \cdot I_{\text{OUT}}} - 1} \quad (23)$$

9.2.1.2.7 Input Capacitor – C_{IN}

Select an input capacitance using [方程式 24](#) to limit the ripple voltage amplitude to less than 5% of the input voltage when operating at nominal input voltage.

$$C_{\text{IN}} \geq \frac{I_{\text{PRI-PK}} \cdot D \cdot \left(1 - \frac{D}{2}\right)^2}{2 \cdot F_{\text{SW}} \cdot \Delta V_{\text{IN}}} \quad (24)$$

Substituting the input current at full load, switching frequency, peak primary current, and peak-to-peak ripple specification gives C_{IN} greater than 1 μF . Mindful of the voltage coefficient of ceramic capacitors, select a 2.2- μF , 100-V ceramic input capacitor with X7R dielectric in 1210 case size. [方程式 25](#) gives the input capacitor RMS ripple current.

$$I_{\text{CIN-RMS}} = \frac{D \cdot I_{\text{PRI-PK}}}{2} \cdot \sqrt{\frac{4}{3 \cdot D} - 1} \quad (25)$$

9.2.1.2.8 Feedback Resistor – R_{FB}

Select a feedback resistor, designated R_{FB} , of 158 $\text{k}\Omega$ based on the secondary winding voltage at the end of the flyback conduction interval (the sum of the 5-V output voltage and the Schottky diode forward voltage drop) reflected by the transformer turns ratio of 3 : 1. The forward voltage drop of the flyback diode is 0.3 V as its current approaches zero.

$$R_{\text{FB}} = \frac{(V_{\text{OUT}} + V_{\text{D}}) \cdot N_{\text{PS}}}{0.1 \text{ mA}} = \frac{(5 \text{ V} + 0.3 \text{ V}) \cdot 3}{0.1 \text{ mA}} = 158 \text{ k}\Omega \quad (26)$$

9.2.1.2.9 Thermal Compensation Resistor – R_{TC}

Select a resistor for output voltage thermal compensation, designated R_{TC} , based on [方程式 27](#).

$$R_{\text{TC}} [\text{k}\Omega] = \frac{R_{\text{FB}} [\text{k}\Omega]}{N_{\text{PS}}} \cdot \frac{3}{\text{TC}_{\text{Diode}} [\text{mV}/^\circ\text{C}]} = \frac{158}{3} \cdot \frac{3}{1.2} = 130 \text{ k}\Omega \quad (27)$$

9.2.1.2.10 UVLO Resistors – R_{UV1} , R_{UV2}

Given $V_{\text{IN(on)}}$ and $V_{\text{IN(off)}}$ as the input voltage turn-on and turn-off thresholds of 9.5 V and 6.5 V, respectively, select the upper and lower UVLO resistors using the following expressions:

$$R_{\text{UV1}} = \frac{V_{\text{IN(on)}} \cdot \frac{V_{\text{UV-FALLING}}}{V_{\text{UV-RISING}}} - V_{\text{IN(off)}}}{I_{\text{UV-HYST}}} = \frac{9.5 \text{ V} \cdot \frac{1.45 \text{ V}}{1.5 \text{ V}} - 6.5 \text{ V}}{5 \mu\text{A}} = 536 \text{ k}\Omega \quad (28)$$

$$R_{\text{UV2}} = R_{\text{UV1}} \cdot \frac{V_{\text{UV-RISING}}}{V_{\text{IN(on)}} - V_{\text{UV-RISING}}} = 536 \text{ k}\Omega \cdot \frac{1.5 \text{ V}}{9.5 \text{ V} - 1.5 \text{ V}} = 100 \text{ k}\Omega \quad (29)$$

Calculate the actual input turn-on and turn-off voltage thresholds as follows:

$$V_{IN(on)} = V_{UV-RISING} \left(1 + \frac{R_{UV1}}{R_{UV2}} \right) = 1.5 \text{ V} \left(1 + \frac{536 \text{ k}\Omega}{100 \text{ k}\Omega} \right) = 9.54 \text{ V} \quad (30)$$

$$V_{IN(off)} = V_{UV-FALLING} \left(1 + \frac{R_{UV1}}{R_{UV2}} \right) - I_{UV-HYST} \cdot R_{UV1} = 1.45 \text{ V} \left(1 + \frac{536 \text{ k}\Omega}{100 \text{ k}\Omega} \right) - 5 \mu\text{A} \cdot 536 \text{ k}\Omega = 6.54 \text{ V} \quad (31)$$

9.2.1.2.11 Soft-Start Capacitor - C_{SS}

Connect an external soft-start capacitor for a specific soft-start time. In this example, select a soft-start capacitance of 47 nF based on [方程式 12](#) to achieve a soft-start time of 8 ms.

For technical solutions, industry trends, and insights for designing and managing power supplies, please refer to TI's [Power Management](#) technical articles.

9.2.2 Application Curves

Unless otherwise stated, application performance curves were taken at $T_A = 25^\circ\text{C}$.




图 9-2. Efficiency (Linear Scale)




图 9-3. Load Regulation (Linear Scale)




图 9-4. Switch Node Voltage






图 9-5. Flyback Diode Voltage



$V_{IN} = 24\text{V}$ 150 kHz to 30 MHz $L_{IN} = 4.7\text{ μH}$
 $I_{OUT} = 0.5\text{A}$ $C_{IN} = 10\text{ μF}$

图 9-6. CISPR 25 Class 5 Conducted EMI Plot



$V_{IN} = 24\text{V}$ 30 MHz to 108 MHz $L_{IN} = 4.7\text{ μH}$
 $I_{OUT} = 0.5\text{A}$ $C_{IN} = 10\text{ μF}$

图 9-7. CISPR 25 Class 5 Conducted EMI Plot

10 Power Supply Recommendations

The LM5181 PSR flyback DC/DC converter operates over a wide input voltage range from 4.5 V to 65 V. The characteristics of the input supply must be compatible with the [节 7](#). In addition, the input supply must be capable of delivering the required input current to the fully-loaded regulator. Estimate the average input current with [方程式 32](#).

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta} \quad (32)$$

where

- η is the efficiency

If the converter is connected to an input supply through long wires or PCB traces with a large impedance, special care is required to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse affect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the regulator is operating close to the minimum input voltage, this dip can cause false UVLO fault triggering and a system reset. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. A capacitance in the range of 10 μ F to 47 μ F is usually sufficient to provide input damping and helps to hold the input voltage steady during large load transients. A typical ESR of 0.25 Ω provides enough damping for most input circuit configurations.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The application report [Simple Success with Conducted EMI for DC-DC Converters](#) provides helpful suggestions when designing an input filter for any switching regulator.

11 Layout

The performance of any switching converter depends as much upon PCB layout as it does the component selection. The following guidelines are provided to assist with designing a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI. 图 11-1 and 图 11-2 provide layout examples for single-output and dual-output designs, respectively.

11.1 Layout Guidelines

PCB layout is a critical for good power supply design. There are several paths that conduct high slew-rate currents or voltages that can interact with transformer leakage inductance or parasitic capacitance to generate noise and EMI or degrade the performance of the power supply.

1. Bypass the VIN pin to GND with a low-ESR ceramic capacitor, preferably of X7R or X7S dielectric. Place C_{IN} as close as possible to the LM5181 VIN and GND pins. Ground return paths for the input capacitor or capacitors must consist of localized top-side planes that connect to the GND pin and exposed PAD.
2. Minimize the loop area formed by the input capacitor connections and the VIN and GND pins.
3. Locate the transformer close to the SW pin. Minimize the area of the SW trace or plane to prevent excessive e-field or capacitive coupling.
4. Minimize the loop area formed by the diode-Zener clamp circuit connections and the primary winding terminals of the transformer.
5. Minimize the loop area formed by the flyback rectifying diode, output capacitor, and the secondary winding terminals of the transformer.
6. Connect adequate copper at the cathode of the flyback diode to prevent overheating during overload or high ambient temperature conditions.
7. Tie the GND pin directly to the power pad under the device and to a heat-sinking PCB ground plane.
8. Use a ground plane in one of the middle layers as a noise shielding and heat dissipation path.
9. Have a single-point ground connection to the plane. Route the return connections for the reference resistor, soft-start, and enable components directly to the GND pin. This prevents any switched or load currents from flowing in analog ground traces. If not properly handled, poor grounding results in degraded load regulation or erratic output voltage ripple behavior.
10. Make V_{IN+} , V_{OUT+} , and ground bus connections short and wide. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
11. Minimize trace length to the FB pin. Locate the feedback resistor close to the FB pin.
12. Locate components R_{SET} , R_{TC} , and C_{SS} as close as possible to their respective pins. Route with minimal trace lengths.
13. Place a capacitor between input and output return connections to route common-mode noise currents directly back to their source.
14. Provide adequate heatsinking for the LM5181 to keep the junction temperature below 150°C. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the exposed PAD to the PCB ground plane. If the PCB has multiple copper layers, connect these thermal vias to inner-layer ground planes. The connection to V_{OUT+} provides heatsinking for the flyback diode.

11.2 Layout Examples




图 11-1. Single-Output PCB Layout




图 11-2. Dual-Output PCB Layout

12 Device and Documentation Support

12.1 Device Support

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.1.2 Development Support

With input voltage range and current capability as specified in 表 12-1, the PSR flyback DC/DC converter family of parts from TI provides flexibility, scalability and optimized solution size for a range of applications. Using an 8-pin WSON package with 4-mm × 4-mm footprint and 0.8-mm pin pitch, these converters enable isolated DC/DC solutions with high density and low component count.

表 12-1. PSR Flyback DC/DC Converter Family

PSR FLYBACK DC/DC CONVERTER	INPUT VOLTAGE RANGE	PEAK SWITCH CURRENT	MAXIMUM LOAD CURRENT, $V_{OUT} = 12\text{ V}$, $N_{PS} = 1$		
			$V_{IN} = 4.5\text{ V}$	$V_{IN} = 13.5\text{ V}$	$V_{IN} = 24\text{ V}$
LM5181	4.5 V to 65 V	0.75 A	90 mA	180 mA	225 mA
LM5180	4.5 V to 65 V	1.5 A	180 mA	360 mA	450 mA
LM25180	4.5 V to 42 V	1.5 A	180 mA	360 mA	450 mA
LM25183	4.5 V to 42 V	2.5 A	300 mA	600 mA	750 mA
LM25184	4.5 V to 42 V	4.1 A	500 mA	1 A	1.25 A

For development support, see the following:

- LM5181 [Quick-start Calculator](#)
- LM5181 [Simulation Models](#)
- For TI's reference design library, visit [TIDesigns](#)
- For TI's WEBENCH Design Environment, visit the [WEBENCH® Design Center](#).
- To view a related device of this product, see the [LM5180 product page](#).
- TI Designs:
 - [Isolated IGBT Gate-Drive Power Supply Reference Design With Integrated Switch PSR Flyback Controller](#)
 - [Compact, Efficient, 24-V Input Auxiliary Power Supply Reference Design for Servo Drives](#)
 - [Reference Design for Power-Isolated Ultra-Compact Analog Output Module](#)
 - [HEV/EV Traction Inverter Power Stage with 3 Types of IGBT/SiC Bias-Supply Solutions Reference Design](#)
 - [4.5-V to 65-V Input, Compact Bias Supply With Power Stage Reference Design for IGBT/SiC Gate Drivers](#)
 - [Channel-to-Channel Isolated Analog Input Module Reference Design](#)
 - [SiC/IGBT Isolated Gate Driver Reference Design With Thermal Diode and Sensing FET](#)
 - [>95% Efficiency, 1-kW Analog Control AC/DC Reference Design for 5G Telecom Rectifier](#)
 - [3.5-W Automotive Dual-output PSR Flyback Regulator Reference Design](#)
- TI Technical Articles:
 - [Flyback Converters: Two Outputs are Better Than One](#)
 - [Common Challenges When Choosing the Auxiliary Power Supply for Your Server PSU](#)
 - [Maximizing PoE PD Efficiency on a Budget](#)

12.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5181 device with WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- [LM5180EVM-S05 EVM User's Guide](#) (SNVU592)
- [LM5180EVM-DUAL EVM User's Guide](#) (SNVU609)
- [LM25184EVM-S12 EVM User's Guide](#) (SNVU680)
- [Selecting Output Capacitor to Optimize Output Ripple and Stability in PSR Flyback Converters](#) (SLYT800)
- [How an Auxless PSR-Flyback Converter can Increase PLC Reliability and Density](#) (SLYT779)
- [Why Use PSR-Flyback Isolated Converters in Dual-Battery mHEV Systems](#) (SLYT791)
- [IC Package Features Lead to Higher Reliability in Demanding Automotive and Communications Equipment Systems](#) (SNVA804)
- [PSR Flyback DC/DC Converter Transformer Design for mHEV Applications](#) (SNVA805)
- [Flyback Transformer Design Considerations for Efficiency and EMI](#) (SLUP338)
- [Under the Hood of Flyback SMPS Designs](#) (SLUP261)
- White Papers:
 - [Valuing Wide \$V_{IN}\$, Low EMI Synchronous Buck Circuits for Cost-driven, Demanding Applications](#) (SLYY104)
 - [An Overview of Conducted EMI Specifications for Power Supplies](#) (SLYY136)
 - [An Overview of Radiated EMI Specifications for Power Supplies](#) (SLYY142)

12.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E™ 支持论坛 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages have mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM5181NGUR	Active	Production	WSON (NGU) 8	4500 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 150	LM5181 NGU
LM5181NGUR.A	Active	Production	WSON (NGU) 8	4500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	LM5181 NGU

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM5181 :

- Automotive : [LM5181-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5181NGUR	WSO	NGU	8	4500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5181NGUR	WSON	NGU	8	4500	367.0	367.0	35.0

EXAMPLE BOARD LAYOUT


NGU0008B

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214936/A 12/2023

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

NGU0008B

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4214936/A 12/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月