













LM34925

ZHCSD58G -JUNE 2012-REVISED NOVEMBER 2017

LM34925 用于隔离式 DC-DC 转换器的集成二次侧偏置稳压器

1 特性

- 宽输入电压范围: 7.5V 至 100V
- 集成了 100mA 高侧和低侧开关
- 无需肖特基二极管
- 恒定导通时间控制
- 无需环路补偿
- 超快瞬态响应
- 接近恒定的运行频率
- 智能峰值电流限制
- 可调节输出电压(以 1.225V 为基准电压)
- 2%的反馈基准电压精度
- 频率可调至 1MHz
- 可调低压闭锁 (UVLO)
- 远程关断
- 热关断
- 封装:
 - 8 引脚晶圆级小外形无引线 (WSON)
 - 8 引脚小外形尺寸 (SO) PowerPAD™

2 应用

- 隔离式电信偏压电源
- 隔离式汽车和工业用电子元件

3 说明

LM34925 稳压器具有 实现低成本高效率的隔离式偏置 稳压器所需的全部功能。此高压稳压器包含两个 100V N 通道 MOSFET 开关: 一个高侧降压开关和一个低侧 同步开关。LM34625 所采用的恒定导通时间 (COT) 控制方案无需环路补偿,可提供出色的瞬态响应。此稳压器的运行接通时间与输入电压成反比。此特性使得工作频率能够保持相对恒定。使用集成感测电路来执行智能峰值电流限制。其他 特性 包括一个用于抑制低压条件下运行的可编程输入欠压比较器。保护 特性 包括热关断和 V_{CC} 欠压锁定 (UVLO)。LM34925 器件采用 8 引脚 WSON 和


8 引脚 SO PowerPAD 塑料封装。

器件信息(1)

| 器件型号 | 封装 | 封装尺寸(标称值) | |
|-----------|-----------------|-----------------|--|
| L M2 4005 | SO PowerPAD (8) | | |
| LM34925 | WSON (8) | 4.00mm x 4.00mm | |

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

典型应用原理图





| | E | 录 | | | |
|--------|--|---|---------|---|----|
| 1 2 | 特性 | | 8 | 7.4 Device Functional Modes Application and Implementation | |
| 3 4 | 说明 | | | 8.1 Application Information | 15 |
| 5 | Pin Configuration and Functions 4 | | 9 10 | Power Supply Recommendations | |
| 6 | Specifications 5 6.1 Absolute Maximum Ratings 5 6.2 ESD Ratings 5 | | | 10.1 Layout Guidelines | 20 |
| | 6.3 Recommended Operating Conditions | | 11 | 器件和文档支持 11.1 文档支持 11.2 接收文档更新通知 | 21 |
| | 6.5 Electrical Characteristics | | | 11.3 社区资源 | 21 |
| 7 | Detailed Description 9 7.1 Overview 9 7.2 Functional Block Diagram 9 | | 12 | 11.5 静电放电警告 11.6 Glossary 机械、封装和可订购信息 | 21 |
| | 7.3 Feature Description | | | | |

4 修订历史记录


| Changes from Revision F (November 2014) to Revision G | Page |
|---|------|
| Deleted lead temperature and related footnote from Abs Max table | 5 |
| Changed /moved Storage temp from Handling ratings to Absolute Maximum Ratings, changed Handling rating to ESD ratings | |
| Changed 14 V to 13 V in the V _{CC} Regulator section | 11 |
| Changes from Revision E (December 2013) to Revision F | Page |
| • 已添加 引脚配置和功能 部分、处理额定值 表、开关特性 表、功能 说明 部分、器件功能模式、应用和实施 部源建议 部分、布局 部分、器件和文档支持 部分,以及机械、封装和可订购信息 部分 | |
| Changed Thermal Information table | 5 |
| Changed T _{ON} vs V _{IN} and R _{ON} in Typical Characteristics | 7 |
| Changed Control Overview section, Ripple Configuration table | 10 |
| Changed Soft-Start Circuit, Isolated Fly-Buck Converter graphics. | 14 |
| Changes from Revision D (December 2013) to Revision E | Page |
| Added Thermal Parameters | 5 |




| Changes from Revision C (September 2013) to Revision D | Page |
|---|------|
| • 已更改 按照 TI 标准,对文档格式进行了通篇更改 | |
| 已更改 将特性、引脚说明 和建议运行条件 中的最低工作输入电压由 9V 更改为 7.5V Added Absolute Maximum Junction Temperature | |
| Added Absolute Maximum Sunction Temperature | |
| Changes from Revision B (September, 2013) to Revision C | Page |
| Added SW to RTN (100-ns transient) in Absolute Maximum Ratings | |
| Changes from Revision A (February 2013) to Revision B | Page |
| Changed layout of National Data Sheet to TI format | 20 |




5 Pin Configuration and Functions





NGU Package 8-Pin WSON With Exposed Thermal Pad Top View



Pin Functions

| | · ····· uneucho | | | | | |
|-----|-----------------|-----|---|--|--|--|
| | PIN | 1/0 | DESCRIPTION | APPLICATION INFORMATION | | |
| NO. | NAME | 1/0 | DESCRIPTION | AFFEIGATION INFORMATION | | |
| 1 | RTN | _ | Ground | Ground connection of the integrated circuit. | | |
| 2 | VIN | 1 | Input Voltage | Operating input range is 7.5 V to 100 V. | | |
| 3 | UVLO | I | Input Pin of Undervoltage Comparator | Resistor divider from $V_{\rm IN}$ to UVLO to GND programs the undervoltage detection threshold. An internal current source is enabled when UVLO is above 1.225 V to provide hysteresis. When UVLO pin is pulled below 0.66 V externally, the parts goes in shutdown mode. | | |
| 4 | RON | I | On-Time Control | A resistor between this pin and V_{IN} sets the switch on-time as a function of V_{IN} . Minimum recommended on-time is 100ns at max input voltage. | | |
| 5 | FB | I | Feedback | This pin is connected to the inverting input of the internal regulation comparator. The regulation level is 1.225 V. | | |
| 6 | VCC | 0 | Output from the Internal High Voltage Series Pass Regulator. Regulated at 7.6 V. | The internal V_{CC} regulator provides bias supply for the gate drivers and other internal circuitry. A 1- μF decoupling capacitor is recommended. | | |
| 7 | BST | I | Bootstrap Capacitor | An external capacitor is required between the BST and SW pins (0.01 μF ceramic). The BST pin capacitor is charged by the V_{CC} regulator through an internal diode when the SW pin is low. | | |
| 8 | SW | 0 | Switching Node | Power switching node. Connect to the output inductor and bootstrap capacitor. | | |
| _ | EP | _ | Exposed Pad | Exposed pad must be connected to RTN pin. Connect to system ground plane on application board for reduced thermal resistance. | | |



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

| | | MIN | MAX | UNIT |
|---|---|------------|-----------------------|------|
| V _{IN} , UVLO to RTN | - | -0.3 | 100 | V |
| SW to RTN | - | -1.5 | V _{IN} + 0.3 | V |
| SW to RTN (100-ns transient) | | - 5 | $V_{IN} + 0.3$ | V |
| BST to VCC | | | 100 | V |
| BST to SW | | | 13 | V |
| RON to RTN | - | -0.3 | 100 | V |
| VCC to RTN | - | -0.3 | 13 | V |
| FB to RTN | - | -0.3 | 5 | V |
| Maximum junction temperature ⁽²⁾ | | | 150 | °C |
| Storage temperature T _{stg} | | -55 | 150 | °C |

⁽¹⁾ Absolute Maximum Ratings are limits beyond which damage to the device may occur. Recommended Operating Conditions are conditions under which operation of the device is intended to be functional. For verified specifications and test conditions, see the Electrical Characteristics. The RTN pin is the GND reference electrically connected to the substrate.

6.2 ESD Ratings

| | | | MIN | MAX | UNIT |
|--------------------|-------------------------|---|-----|-----|------|
| | Floatrootatio discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | | 2 | kV |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | | 750 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| | MIN | MAX | UNIT |
|------------------------------------|-----|-----|------|
| V _{IN} voltage | 7.5 | 100 | V |
| Operating junction temperature (2) | -40 | 125 | °C |

⁽¹⁾ Absolute Maximum Ratings are limits beyond which damage to the device may occur. Recommended Operating Conditions are conditions under which operation of the device is intended to be functional. For verified specifications and test conditions, see the Electrical Characteristics. The RTN pin is the GND reference electrically connected to the substrate.

6.4 Thermal Information

| | | LM3 | LM34925 NGU DDA | | | |
|--------------------|--|------|--------------------|------|--|--|
| | THERMAL METRICS ⁽¹⁾ | NGU | | | | |
| | | 8 F | PINS | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 41.3 | 41.1 | °C/W | | |
| $R_{\theta JCbot}$ | Junction-to-case (bottom) thermal resistance | 3.2 | 2.4 | °C/W | | |
| Ψ_{JB} | Junction-to-board thermal characteristic parameter | 19.2 | 24.4 | °C/W | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 19.1 | 30.6 | °C/W | | |
| $R_{\theta JCtop}$ | Junction-to-case (top) thermal resistance | 34.7 | 37.3 | °C/W | | |
| Ψ_{JT} | Junction-to-top thermal characteristic parameter | 0.3 | 6.7 | °C/W | | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

⁽²⁾ High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.



6.5 Electrical Characteristics

Typical values correspond to $T_J = 25^{\circ}C$. Minimum and maximum limits apply over $-40^{\circ}C$ to $125^{\circ}C$ junction temperature range, unless otherwise stated. $V_{IN} = 48 \text{ V}$ unless otherwise stated. (see⁽¹⁾).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|---|---|----------|-------|------|------|
| V _{CC} SUPI | PLY | | <u> </u> | | | |
| V _{CC} Reg | V _{CC} Regulator Output | V _{IN} = 48 V, I _{CC} = 20 mA | 6.25 | 7.6 | 8.55 | V |
| | V _{CC} Current Limit | V _{IN} = 48 V ⁽²⁾ | 26 | | | mA |
| | V _{CC} UVLO Threshold (V _{CC} Increasing) | -40°C ≤ T _J ≤ 125°C | 4.15 | 4.5 | 4.9 | V |
| | V _{CC} UVLO Hysteresis | | | 300 | | mV |
| | V _{CC} Drop Out Voltage | V _{IN} = 8 V, I _{CC} = 20 mA | | 2.3 | | V |
| | I _{IN} Operating Current | Non-switching, FB = 3 V | | 1.75 | | mA |
| | I _{IN} Shutdown Current | UVLO = 0 V | | 50 | 225 | μA |
| SWITCH | CHARACTERISTICS | | · | | | |
| | Buck Switch R _{DS(ON)} | I _{TEST} = 100 mA, BST-SW = 7 V | | 0.8 | 1.8 | Ω |
| | Synchronous R _{DS(ON)} | I _{TEST} = 200 mA | | 0.45 | 1 | Ω |
| | Gate Drive UVLO | V _{BST} - V _{SW} Rising | 2.4 | 3 | 3.6 | V |
| | Gate Drive UVLO Hysteresis | | | 260 | | mV |
| UNDERV | OLTAGE SENSING FUNCTION | | · | | | |
| | UV Threshold | UV Rising | 1.19 | 1.225 | 1.26 | V |
| | UV Hysteresis Input Current | UV = 2.5 V | -10 | -20 | -29 | μΑ |
| | Remote Shutdown Threshold | Voltage at UVLO falling | 0.32 | 0.66 | | V |
| | Remote Shutdown Hysteresis | | | 110 | | mV |
| REGULA | TION AND OVERVOLTAGE COM | PARATORS | · | | | |
| | FB Regulation Level | Internal reference trip point for switch ON | 1.2 | 1.225 | 1.25 | V |
| | FB Overvoltage Threshold | Trip point for switch OFF | | 1.62 | | V |
| | FB Bias Current | | | 60 | | nA |
| CURREN | T LIMIT | | | | | |
| | Current Limit Threshold | | 150 | 270 | 370 | mA |
| | Current Limit Response Time | Time to switch off | | 150 | | ns |
| | OFF-Time Generator (Test 1) | FB = 0.1 V, V _{IN} = 48 V | | 12 | | μs |
| | OFF-Time Generator (Test 2) | FB = 1 V, V _{IN} = 48 V | | 2.5 | | μs |
| THERMA | L SHUTDOWN | | | | | |
| T _{sd} | Thermal Shutdown Temperature | | | 165 | | °C |
| | Thermal Shutdown Hysteresis | | | 20 | | ô |

All limits are verified by design. All electrical characteristics having room temperature limits are tested during production at $T_A = 25^{\circ}$ C. All hot and cold limits are verified by correlating the electrical characteristics to process and temperature variations and applying statistical process control. V_{CC} provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.





6.6 Switching Characteristics


Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over –40°C to 125°C junction temperature range unless otherwise stated. V_{IN} = 48 V unless otherwise stated.


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---|------|------|------|------|
| ON-TIME GENERATOR | | | | | |
| T _{ON} Test 1 | $V_{IN} = 32 \text{ V}, R_{ON} = 100 \text{ k}\Omega$ | 270 | 350 | 460 | ns |
| T _{ON} Test 2 | $V_{IN} = 48 \text{ V}, R_{ON} = 100 \text{ k}\Omega$ | 188 | 250 | 336 | ns |
| T _{ON} Test 3 | $V_{IN} = 75 \text{ V}, R_{ON} = 250 \text{ k}\Omega$ | 250 | 370 | 500 | ns |
| T _{ON} Test 4 | V_{IN} = 10 V, R_{ON} = 250 k Ω | 1880 | 3200 | 4425 | ns |
| MINIMUM OFF-TIME | | · | | | |
| Minimum Off-Timer | FB = 0 V | | 144 | | ns |

6.7 Typical Characteristics










TEXAS INSTRUMENTS

Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The LM34925 step-down switching regulator features all the functions needed to implement a low cost, efficient, isolated bias supply. This high-voltage regulator contains 100-V, N-channel buck, and synchronous switches, is easy to implement, and is provided in thermally enhanced SO PowerPAD-8 and WSON-8 packages. The regulator operation is based on a constant on-time control scheme using an on-time inversely proportional to V_{IN} . This control scheme does not require loop compensation. Current limit is implemented with forced off-time inversely proportional to V_{OUT} . This scheme ensures short circuit protection while providing minimum foldback. The simplified block diagram of the LM34925 device is shown in the *Functional Block Diagram* section.

The LM34925 device can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well suited for 48-V telecom and automotive power bus ranges. Protection features include: thermal shutdown, undervoltage lockout, minimum forced off-time, and an intelligent current limit.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Control Overview

The LM34925 regulator employs a control principle based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (1.225 V). If the FB voltage is below the reference the internal buck switch is switched on for the one-shot timer period, which is a function of the input voltage and the programming resistor (RT). Following the on-time the switch remains off until the FB voltage falls below the reference, and the forced minimum off-time has expired. When the FB pin voltage falls below the reference and the off-time one-shot period expires, the buck switch is then turned on for another on-time one-shot period. This will continue until regulation is achieved and the FB voltage is approximately equal to 1.225 V (typ).

In a synchronous buck converter, the low-side (sync) FET is 'on' when the high-side (buck) FET is 'off'. The inductor current ramps up when the high-side switch is 'on' and ramps down when the high-side switch is 'off'. There is no diode emulation feature in this IC, and therefore, the inductor current may ramp in the negative direction at light load. This causes the converter to operate in continuous conduction mode (CCM) regardless of the output loading. The operating frequency remains relatively constant with load and line variations.

The operating frequency can be determined from Equation 1.

$$f_{SW} = \frac{V_{OUT1}}{K \times R_{ON}}$$

where

$$K = 9 \times 10^{-11}$$
 (1)

The output voltage (V_{OUT}) is set by two external resistors (R_{FB1} , R_{FB2}). The regulated output voltage is determined from Equation 2.

$$V_{OUT} = 1.225 V \times \frac{R_{FB2} + R_{FB1}}{R_{FB1}}$$
 (2)

This regulator regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of ESR for the output capacitor (C_{OUT}). A minimum of 250 mV of ripple voltage at the feedback pin (FB) is required for the LM34925 device. In cases where the capacitor ESR is too small, additional series resistance may be required (R_C in Figure 9).

For applications where lower output voltage ripple is required, the output can be taken directly from a low ESR output capacitor, as shown in Figure 9. However, R_C slightly degrades the load regulation.




Figure 9. Low Ripple Output Configuration

7.3.2 V_{CC} Regulator

The LM34925 device contains an internal high voltage linear regulator with a nominal output of 7.6 V. The input pin (V_{IN}) can be connected directly to the line voltages up to 100 V. The V_{CC} regulator is internally current limited to 30 mA. The regulator sources current into the external capacitor at V_{CC} . This regulator supplies current to internal circuit blocks including the synchronous MOSFET driver and the logic circuits. When the voltage on the V_{CC} pin reaches the Undervoltage Lockout threshold of 4.5 V, the IC is enabled.

The V_{CC} regulator contains an internal diode connection to the BST pin to replenish the charge in the gate drive boot capacitor when SW pin is low.



Feature Description (continued)

At high-input voltages, the power dissipated in the high voltage regulator is significant and can limit the overall achievable output power. As an example, with the input at 48 V and switching at high frequency, the V_{CC} regulator may supply up to 7 mA of current resulting in 48 V x 7 mA = 336 mW of power dissipation. If the V_{CC} voltage is driven externally by an alternate voltage source, between 8.55 V and 13 V, the internal regulator is disabled. This reduces the power dissipation in the IC.

7.3.3 Regulation Comparator

The feedback voltage at FB is compared to an internal 1.225-V reference. In normal operation, when the output voltage is in regulation, an on-time period is initiated when the voltage at FB falls below 1.225 V. The high-side switch will stay on for the on-time, causing the FB voltage to rise above 1.225 V. After the on-time period, the high-side switch will stay off until the FB voltage again falls below 1.225 V. During start-up, the FB voltage will be below 1.225 V at the end of each on-time causing the high-side switch to turn on immediately after the minimum forced off-time of 144 ns. The high-side switch can be turned off before the on-time is over, if peak current in the inductor reaches the current limit threshold.

7.3.4 Overvoltage Comparator

The feedback voltage at FB is compared to an internal 1.62-V reference. If the voltage at FB rises above 1.62 V the on-time pulse is immediately terminated. This condition can occur if the input voltage and/or the output load changes suddenly. The high-side switch will not turn on again until the voltage at FB falls below 1.225 V.

7.3.5 On-Time Generator

The on-time for the LM34925 device is determined by the R_{ON} resistor, and is inversely proportional to the input voltage (V_{IN}), resulting in a nearly constant frequency as V_{IN} is varied over its range. The on-time equation for the LM34925 can is determined by Equation 3.

$$T_{ON} = \frac{10^{-10} \text{ x R}_{ON}}{V_{IN}} \tag{3}$$

See Figure 5. R_{ON} should be selected for a minimum on-time (at maximum V_{IN}) greater than 100 ns, for proper operation. This requirement limits the maximum frequency for high V_{IN} .

7.3.6 Current Limit

The LM34925 contains an intelligent current limit off-timer. If the current in the buck switch exceeds 270 mA, the present cycle is immediately terminated, and a non-resetable off-timer is initiated. The length of off-time is controlled by the FB voltage and the input voltage V_{IN} . As an example, when FB = 0 V and V_{IN} = 48 V, a maximum off-time is set to 16 μ s. This condition occurs when the output is shorted, and during the initial part of start-up. This amount of time ensures safe short circuit operation up to the maximum input voltage of 100 V.

In cases of overload where the FB voltage is above zero volts (not a short circuit) the current limit off-time is reduced. Reducing the off-time during less severe overloads reduces the amount of foldback, recovery time, and start-up time. The off-time is calculated from Equation 4.

$$T_{\mathsf{OFF(ILIM)}} = \frac{0.07 \times \mathsf{V_{IN}}}{\mathsf{V_{FB}} + 0.2 \,\mathsf{V}} \,\, \mu \mathsf{s} \tag{4}$$

The current limit protection feature is peak limited, the maximum average output will be less than the peak.

7.3.7 N-Channel Buck Switch and Driver

The LM34925 device integrates an N-Channel Buck switch and associated floating high voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 0.01-uF ceramic capacitor connected between the BST pin and SW pin provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately 0 V, and the bootstrap capacitor charges from V_{CC} through the internal diode. The minimum off-timer, set to 144 ns, ensures a minimum time each cycle to recharge the bootstrap capacitor.



Feature Description (continued)

7.3.8 Synchronous Rectifier

The LM34925 device provides an internal synchronous N-Channel MOSFET rectifier. This MOSFET provides a path for the inductor current to flow when the high-side MOSFET is turned off.

The synchronous rectifier has no diode emulation mode, and is designed to keep the regulator in continuous conduction mode even during light loads which would otherwise result in discontinuous operation. This feature specifically allows the user to design a secondary regulator using a transformer winding off the main inductor to generate the alternate regulated output voltage.

7.3.9 Undervoltage Detector

The LM34925 device contains a dual level Undervoltage Lockout (UVLO) circuit. A summary of threshold voltages and operational states is provided in the *Device Functional Modes* section. When the UVLO pin voltage is below 0.66 V, the controller is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.66 V but less than 1.225 V, the controller is in standby mode. In standby mode the V_{CC} bias regulator is active while the regulator output is disabled. When the V_{CC} pin exceeds the V_{CC} undervoltage thresholds and the UVLO pin voltage is greater than 1.225 V, normal operation begins. An external set-point voltage divider from V_{IN} to GND can be used to set the minimum operating voltage of the regulator.

UVLO hysteresis is accomplished with an internal 20- μ A current source that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current source is activated to quickly raise the voltage at the UVLO pin. The hysteresis is equal to the value of this current times the resistance R_{UV2} .

If the UVLO pin is wired directly to the V_{IN} pin, the regulator will begin operation once the V_{CC} undervoltage is satisfied.




Figure 10. UVLO Resistor Setting

7.3.10 Thermal Protection

The LM34925 device should be operated so the junction temperature does not exceed 150°C during normal operation. An internal Thermal Shutdown circuit is provided to protect the LM34925 device in the event of a higher than normal junction temperature. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the buck switch and the V_{CC} regulator. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature reduces below 145°C (typical hysteresis = 20°C), the V_{CC} regulator is enabled, and normal operation is resumed.

7.3.11 Ripple Configuration

LM34925 uses Constant-On-Time (COT) control scheme, in which the on-time is terminated by an on-timer, and the off-time is terminated by the feedback voltage (V_{FB}) falling below the reference voltage (V_{REF}). Therefore, for stable operation, the feedback voltage must decrease monotonically, in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage (V_{FB}) during off-time must be large enough to suppress any noise component present at the feedback node.



Feature Description (continued)

Table 1 shows three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple at the output of the converter to the feedback node (FB). The output voltage ripple has two components:

- 1. Capacitive ripple caused by the inductor current ripple charging/discharging the output capacitor.
- 2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor.

The capacitive ripple is not in phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at the output node (V_{OUT}) for stable operation. If this condition is not satisfied unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off-time.

Type 3 ripple method uses R_r and C_r and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is ac coupled using C_{ac} to the feedback node (FB). Since this circuit does not use the output voltage ripple, it is ideally suited for applications where low output voltage ripple is required. See *AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs* (SNVA166) for more details for each ripple generation method.

Table 1. Ripple Configuration

7.3.12 Soft Start

A soft-start feature can be implemented with the LM34925 device using an external circuit. As shown in Figure 11, the soft-start circuit consists of one capacitor, C_1 , two resistors, R_1 and R_2 , and a diode, D. During the initial start-up, the VCC voltage is established prior to the V_{OUT} voltage. Capacitor C_1 is discharged and diode D is thereby forward biased to pull up the FB pin voltage. The FB voltage exceeds the reference voltage (1.225 V) and switching is therefore disabled. As capacitor C_1 charges, the voltage at node B gradually decreases and switching commences. V_{OUT} will gradually rise to maintain the FB voltage at the reference voltage. Once the voltage at node B is less than a diode drop above the FB voltage, the soft-start sequence is finished and D is reverse biased.

During the initial part of the start-up, the FB voltage can be approximated as shown in Equation 5. Please note that the effect of R₁ has been ignored to simplify the calculation.

$$V_{FB} = (VCC - V_D) \times \frac{R_{FB1} \times R_{FB2}}{R_2 \times (R_{FB1} + R_{FB2}) + R_{FB1} \times R_{FB2}}$$
(5)



C1 is charged after the first start up. Diode D1 is added to discharge C1 when the input voltage experiences a momentary drop to initialize the soft-start sequence.

To achieve the desired soft start, the following design guidance is recommended:

- (1) R_2 is selected so that V_{FB} is higher than 1.225 V for a V_{CC} of 4.5 V, but is lower than 5 V when V_{CC} is 8.55 V. If an external V_{CC} is used, V_{FB} should not exceed 5 V at maximum V_{CC} .
- (2) C₁ is selected to achieve the desired start-up time which can be determined from Equation 6.

$$t_{S} = C_{1} \times (R_{2} + \frac{R_{FB1} \times R_{FB2}}{R_{FB1} + R_{FB2}})$$
(6)

(3) R_1 is used to maintain the node B voltage at zero after the soft start is finished. A value larger than the feedback resistor divider is preferred. Note that the effect of resistor R1 is ignored in Equation 5.

Based on the schematic shown in Figure 11, selecting C_1 = 1 uF, R_2 = 1 k Ω , R_1 = 30 k Ω results in a soft-start time of about 2 ms.




Figure 11. Soft-Start Circuit

7.4 Device Functional Modes

The UVLO pin controls the operating mode of the LM34925 device (see Table 2 for the detailed functional states).

Table 2. UVLO Mode

| UVLO | V _{CC} | MODE | DESCRIPTION |
|------------------|-------------------------|-----------|--|
| < 0.66 V | Disabled | Shutdown | V _{CC} regulator disabled. Switching disabled. |
| 0.66 V — 1.225 V | Enabled | Standby | V _{CC} regulator enabled Switching disabled. |
| > 1.225 V | V _{CC} < 4.5 V | Standby | V _{CC} regulator enabled. Switching disabled. |
| > 1.225 V | V _{CC} > 4.5 V | Operating | V _{CC} enabled. Switching enabled. |



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM34925 device is step-down dc-to-dc converter. The device is typically used to convert a higher dc voltage to a lower dc voltage with a maximum available output current of 100 mA. Use the following design procedure to select component values for the LM34925 device. Alternately, use the WEBENCH® software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

8.2 Typical Application

8.2.1 Application Circuit: 20-V to 95-V Input and 10-V, 100-mA Output Isolated Fly-Buck™ Converter




Figure 12. Isolated Fly-Buck Converter Using LM34925

8.2.1.1 Design Requirements

Selection of external components is illustrated through a design example. The design example specifications are shown in Table 3.

Table 3. Buck Converter Design Specifications

| DESIGN PARAMETERS | VALUE | | | | |
|--|--------------|--|--|--|--|
| Input Voltage Range | 20 V to 95 V | | | | |
| Primary Output Voltage | 10 V | | | | |
| Secondary (Isolated) Output Voltage | 9.5 V | | | | |
| Maximum Output Current (Primary + Secondary) | 100 mA | | | | |
| Maximum Power Output | 1 W | | | | |
| Nominal Switching Frequency | 750 kHz | | | | |



8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Transformer Turns Ratio

The transformer turns ratio is selected based on the ratio of the primary output voltage to the secondary (isolated) output voltage. In this design example, the two outputs are nearly equal and a 1:1 turns ratio transformer is selected. Therefore, N2 / N1 = 1.

If the secondary (isolated) output voltage is significantly higher or lower than the primary output voltage, a turns ratio less than or greater than 1 is recommended. The primary output voltage is normally selected based on the input voltage range such that the duty cycle of the converter does not exceed 50% at the minimum input voltage. This condition is satisfied if VOUT1 < $V_{IN\ MIN}$ / 2.

8.2.1.2.2 Total IOUT

The total primary referred load current is calculated by multiplying the isolated output load(s) by the turns ratio of the transformer as shown in Equation 7.

$$I_{OUT(MAX)} = I_{OUT1} + I_{OUT2} \times \frac{N2}{N1} = 0.1 \text{ A}$$
 (7)

8.2.1.2.3 RFB1, RFB2

The feedback resistors are selected to set the primary output voltage. The selected value for R_{FB1} is 1 k Ω . R_{FB2} can be calculated using the following equations to set V_{OUT1} to the specified value of 10 V. A standard resistor value of 7.32 k Ω is selected for R_{FB2} .

$$V_{OUT1} = 1.225 V x \left(1 + \frac{R_{FB2}}{R_{FB1}}\right)$$
 (8)

$$\rightarrow R_{FB2} = (\frac{V_{OUT1}}{1.225} - 1) \times R_{FB1} = 7.16 \text{ k}\Omega$$
 (9)

8.2.1.2.4 Frequency Selection

Equation 1 is used to calculate the value of R_{ON} required to achieve the desired switching frequency.

$$f_{SW} = \frac{V_{OUT1}}{K \times R_{ON}} \tag{10}$$

Where $K = 9 \times 10^{-11}$

For V_{OUT1} of 10 V and f_{SW} of 750 kHz, the calculated value of R_{ON} is 148 k Ω . A lower value of 130 k Ω is selected for this design to allow for second order effects at high switching frequency that are not included in Equation 1.

8.2.1.2.5 Transformer Selection

A coupled inductor or a flyback-type transformer is required for this topology. Energy is transferred from primary to secondary when the low-side synchronous switch of the buck converter is conducting.

The maximum inductor primary ripple current that can be tolerated without exceeding the buck switch peak current limit threshold (0.15 A minimum) is given by Equation 11.

$$\Delta I_{L1} = \left(0.15 - I_{OUT1} - I_{OUT2} \times \frac{N2}{N1}\right) \times 2 = 0.1A$$
(11)

Using the maximum peak-to-peak inductor ripple current ΔI_{L1} from Equation 11, the minimum inductor value is given by Equation 12.

$$L1 = \frac{V_{\text{IN(MAX)}} - V_{\text{OUT}}}{\Delta I_{\text{L1}} \times f_{\text{SW}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN(MAX)}}} = 119.3 \,\mu\text{H}$$
(12)

A higher value of 150 μ H is selected to insure the high-side switch current does not exceed the minimum peak current limit threshold.



8.2.1.2.6 Primary Output Capacitor

In a conventional buck converter the output ripple voltage is calculated as shown in Equation 13.

$$\Delta V_{OUT} = \frac{\Delta I_{L1}}{8 \times f \times C_{OUT1}}$$
(13)

To limit the primary output ripple voltage ΔV_{OUT1} to approximately 50 mV, an output capacitor C_{OUT1} of 0.33 μF is required.

Figure 13 shows the primary winding current waveform (IL1) of a Fly-Buck converter. The reflected secondary winding current adds to the primary winding current during the buck switch off-time. Because of this increased current, the output voltage ripple is not the same as in conventional buck converter. The output capacitor value calculated in Equation 13 should be used as the starting point. Optimization of output capacitance over the entire line and load range must be done experimentally. If the majority of the load current is drawn from the secondary isolated output, a better approximation of the primary output voltage ripple is given by Equation 14.

$$\Delta V_{OUT1} = \frac{\left(I_{OUT2} \times \frac{N2}{N1}\right) \times T_{ON(MAX)}}{C_{OUT1}} \approx 67 \text{ mV}$$
(14)




Figure 13. Current Waveforms for C_{OUT1} Ripple Calculation

A standard 1- μ F, 25-V capacitor is selected for this design. If lower output voltage ripple is required, a higher value should be selected for C_{OUT1} and/or C_{OUT2} .

8.2.1.2.7 Secondary Output Capacitor

A simplified waveform for secondary output current (IOUT2) is shown in Figure 14.




Figure 14. Secondary Current Waveforms for C_{OUT2} Ripple Calculation

The secondary output current (I_{OUT2}) is sourced by C_{OUT2} during on-time of the buck switch, T_{ON} . Ignoring the current transition times in the secondary winding, the secondary output capacitor ripple voltage can be calculated using Equation 15.

$$\Delta V_{OUT2} = \frac{I_{OUT2} \times T_{ON \text{ (MAX)}}}{C_{OUT2}}$$
(15)

For a 1:1 transformer turns ratio, the primary and secondary voltage ripple equations are identical. Therefore, C_{OUT2} is chosen to be equal to C_{OUT1} (1 μF) to achieve comparable ripple voltages on primary and secondary outputs.

If lower output voltage ripple is required, a higher value should be selected for C_{OUT1} and/or C_{OUT2}.



8.2.1.2.8 Type III Feedback Ripple Circuit

Type III ripple circuit as described in *Ripple Configuration* is required for the Fly-Buck topology. Type I and Type II ripple circuits use series resistance and the triangular inductor ripple current to generate ripple at V_{OUT} and the FB pin. The primary ripple current of a Fly-Buck is the combination or primary and reflected secondary currents as illustrated in Figure 13. In the Fly-Buck topology, Type I and Type II ripple circuits suffer from large jitter as the reflected load current affects the feedback ripple.




Figure 15. Type III Ripple Circuit

Selecting the Type III ripple components using the equations from *Ripple Configuration* will guarantee that the FB pin ripple is be greater than the capacitive ripple from the primary output capacitor C_{OUT1}. The feedback ripple component values are chosen as shown in Equation 16.

$$C_r = 1000 \text{ pF}$$
 $C_{ac} = 0.1 \text{ }\mu\text{F}$
 $R_r C_r \le \frac{\left(V_{\text{IN (MIN)}} - V_{\text{OUT}}\right) \times T_{\text{ON}}}{50 \text{ mV}}$
(16)

The calculated value for Rr is 66 k Ω . This value provides the minimum ripple for stable operation. A smaller resistance should be selected to allow for variations in T_{ON} , C_{OUT1} and other components. For this design, Rr value of 46.4 k Ω is selected.

8.2.1.2.9 Secondary Diode

The reverse voltage across secondary-rectifier diode D1 when the high-side buck switch is off can be calculated using Equation 17.

$$V_{D1} = \frac{N2}{N1} V_{IN} \tag{17}$$

For a V_{IN MAX} of 95 V and the 1:1 turns ratio of this design, a 100-V Schottky is selected.

8.2.1.2.10 V_{CC} and Bootstrap Capacitor

A 1-μF capacitor of 16-V or higher rating is recommended for the V_{CC} regulator bypass capacitor.

A good value for the BST pin bootstrap capacitor is 0.01-µF with a 16-V or higher rating.

8.2.1.2.11 Input Capacitor

The input capacitor is typically a combination of a smaller bypass capacitor located near the regulator IC and a larger bulk capacitor. The total input capacitance should be large enough to limit the input voltage ripple to a desired amplitude. For input ripple voltage ΔV_{IN} , C_{IN} can be calculated using Equation 18.

$$C_{IN} \ge \frac{I_{OUT(MAX)}}{4 \times f \times \Delta V_{IN}} \tag{18}$$



Choosing a ΔV_{IN} of 0.5 V gives a minimum C_{IN} of 0.067 μ F. A standard value of 0.1 μ F is selected for C_{BYP} in this design. A bulk capacitor of higher value reduces voltage spikes due to parasitic inductance between the power source to the converter. A standard value of 1 μ F is selected for C_{IN} in this design. The voltage ratings of the two input capacitors should be greater than the maximum input voltage under all conditions.

8.2.1.2.12 **UVLO Resistors**

UVLO resistors R_{UV1} and R_{UV2} set the undervoltage lockout threshold and hysteresis according to Equation 19 and Equation 20.

$$V_{\text{IN (HYS)}} = I_{\text{HYS}} \times R_{\text{UV2}}$$
(19)

$$V_{IN}(UVLO, rising) = 1.225V \times \left(\frac{R_{UV2}}{R_{UV1}} + 1\right)$$
 (20)


Where $I_{HYS} = 20 \mu A$, typical.

For a UVLO hysteresis of 2.5 V and UVLO rising threshold of 20 V, Equation 19 and Equation 20 require R_{UV1} of 8.25 k Ω and R_{UV2} of 127 k Ω and these values are selected for this design example.

8.2.1.2.13 V_{CC} Diode

Diode D2 is an optional diode connected between V_{OUT1} and the V_{CC} regulator output pin. When V_{OUT1} is more than one diode drop greater than the V_{CC} voltage, the V_{CC} bias current is supplied from V_{OUT1} . This results in reduced power losses in the internal V_{CC} regulator which improves converter efficiency. V_{OUT1} must be set to a voltage at least one diode drop higher than 8.55 V (the maximum V_{CC} voltage) if D2 is used to supply bias current.

8.2.2 Application Curves



9 Power Supply Recommendations

LM34925 is a power management device. The power supply for the device is any dc voltage source within the specified input range.

10 Layout

10.1 Layout Guidelines

A proper layout is essential for optimum performance of the circuit. In particular, the following guidelines should be observed:

- C_{IN}: The loop consisting of input capacitor (C_{IN}), V_{IN} pin, and RTN pin carries switching currents. Therefore
 the input capacitor should be placed close to the IC, directly across V_{IN} and RTN pins and the connections to
 these two pins should be direct to minimize the loop area. In general it is not possible to accommodate all of
 input capacitance near the IC. A good practice is to use a 0.1-μF or 0.47-μF capacitor directly across the V_{IN}
 and RTN pins close to the IC, and the remaining bulk capacitor as close as possible (see Figure 18).
- C_{VCC} and C_{BST}: The V_{CC} and bootstrap (BST) bypass capacitors supply switching currents to the high and low-side gate drivers. These two capacitors should also be placed as close to the IC as possible, and the connecting trace lengths and loop area should be minimized (see Figure 18).
- The Feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of LM34925. Therefore care should be taken while routing the feedback trace so avoid coupling any noise to this pin. In particular, feedback trace should not run close to magnetic components, or parallel to any other switching trace.
- SW trace: SW node switches rapidly between V_{IN} and GND every cycle and is therefore a possible source of noise. SW node area should be minimized. In particular SW node should not be inadvertently connected to a copper plane or pour.

10.2 Layout Example




Figure 18. Placement of Bypass Capacitors



11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

请参阅如下相关文档:

- AN-1481《在恒定导通时间 (COT) 稳压器设计中控制输出纹波并获得 ESR 非相关性》(文献编号: SNVA166)
- AN-2285《LM34925 隔离评估板》(文献编号: SNVA676)
- AN-2292《设计隔离式降压 (Fly-buck) 转换器》(文献编号: SNVA674)

11.2 接收文档更新通知

要接收文档更新通知,请转至 Tl.com 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 商标

PowerPAD, Fly-Buck, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|--------------------------|-----------------------|------|-------------------------------|----------------------------|--------------|--------------|
| | (1) | (2) | | | (3) | (4) | (5) | | (6) |
| LM34925MR/NOPB | Active | Production | SO PowerPAD (DDA) 8 | 95 TUBE | Yes | SN | Level-3-260C-168 HR | -40 to 125 | S000YB |
| LM34925MR/NOPB.A | Active | Production | SO PowerPAD (DDA) 8 | 95 TUBE | Yes | SN | Level-3-260C-168 HR | -40 to 125 | S000YB |
| LM34925MRX/NOPB | Active | Production | SO PowerPAD (DDA) 8 | 2500 LARGE T&R | Yes | SN | Level-3-260C-168 HR | -40 to 125 | S000YB |
| LM34925MRX/NOPB.A | Active | Production | SO PowerPAD (DDA) 8 | 2500 LARGE T&R | Yes | SN | Level-3-260C-168 HR | -40 to 125 | S000YB |
| LM34925SD/NOPB | Active | Production | WSON (NGU) 8 | 1000 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | L34925 |
| LM34925SD/NOPB.A | Active | Production | WSON (NGU) 8 | 1000 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | L34925 |
| LM34925SDX/NOPB | Active | Production | WSON (NGU) 8 | 4500 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | L34925 |
| LM34925SDX/NOPB.A | Active | Production | WSON (NGU) 8 | 4500 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | L34925 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | _ | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LM34925MRX/NOPB | SO PowerPAD | DDA | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |
| LM34925SD/NOPB | WSON | NGU | 8 | 1000 | 177.8 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LM34925SDX/NOPB | WSON | NGU | 8 | 4500 | 330.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |

www.ti.com 31-Jul-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM34925MRX/NOPB | SO PowerPAD | DDA | 8 | 2500 | 356.0 | 356.0 | 36.0 |
| LM34925SD/NOPB | WSON | NGU | 8 | 1000 | 208.0 | 191.0 | 35.0 |
| LM34925SDX/NOPB | WSON | NGU | 8 | 4500 | 367.0 | 367.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Jul-2025

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| LM34925MR/NOPB | DDA | HSOIC | 8 | 95 | 495 | 8 | 4064 | 3.05 |
| LM34925MR/NOPB.A | DDA | HSOIC | 8 | 95 | 495 | 8 | 4064 | 3.05 |



PLASTIC SMALL OUTLINE



NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月