











LM3102-Q1


ZHCSJS6-MAY 2018

LM3102-Q1 汽车类 1MHz、2.5A 同步降压稳压器

1 特性

- 符合面向汽车 应用AEC-Q100:
 - 温度等级 1: -40°C 至 +125°C, T_A
- 低组件数量和小型解决方案尺寸
- 与陶瓷电容和其他低等效串联电阻 (ESR) 电容一起工作时可保持稳定
- 无需环路补偿
- 可通过断续导通模式 (DCM) 操作在轻负载条件下 实现高效率
- 预偏置启动
- 超快速瞬态响应
- 可编程软启动
- 可编程开关频率高达 1MHz
- 谷值电流限值
- 输出过压保护
- 精密内部基准实现可调节输出电压低至 0.8V
- 热关断
- 主要技术规格
 - 输入电压范围为 4.5V 至 42V
 - 2.5A 输出电流
 - 0.8V, ±1.5% 基准
 - 集成双 N 沟道主 MOSFET 和同步 MOSFET
 - 热增强型 20 引脚 HTSSOP 封装
- 使用 LM3102-Q1 并借助 WEBENCH® 电源设计器 创建定制设计方案

典型应用原理图



2 应用

- 汽车车身电子设备
- 汽车照明
- 汽车信息娱乐系统和远程信息处理
- 通用 12V 与 24V 汽车直流/直流转换控制

3 说明

LM3102-Q1 同步整流降压转换器 采用 实现低成本高效率的降压稳压器所需的全部功能。该器件可为负载提供 2.5A 电流以及低至 0.8V 的输出电压。双 N 沟道同步 MOSFET 开关可减少组件数量,从而降低电路复杂度并最大限度地减小电路板尺寸。


与大多数其他 COT 稳压器不同,LM3102-Q1 不依赖输出电容器 ESR 来获得稳定性,专为与陶瓷及其他 ESR 极低的输出电容器完美配合而设计。该器件无需环路补偿,可提供快速负载瞬态响应并实现简单电路。由于输入电压和导通时间之间呈反比关系,因此在线路发生变化时,器件的工作频率几乎保持恒定。通过外部编程,工作频率可高达 1MHz。保护 功能 包括 V_{CC} 欠压锁定 (UVLO)、输出过压保护、热关断和栅极驱动 UVLO。LM3102-Q1 采用热增强型 20 引脚 HTSSOP 封装。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
LM3102-Q1	HTSSOP (20)	6.50mm × 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

效率与负载电流间的关系 (Vour = 3.3V)







1	特性1		7.4 Device Functional Modes	14
2	应用 1	8	Application and Implementation	15
3	说明 1		8.1 Application Information	15
4	修订历史记录 2		8.2 Typical Application	15
5	Pin Configuration and Functions		8.3 System Examples	19
6	Specifications4	9	Power Supply Recommendations	20
ŭ	6.1 Absolute Maximum Ratings	10	Layout	20
	6.2 ESD Ratings		10.1 Layout Guidelines	20
	6.3 Recommended Operating Conditions		10.2 Layout Example	20
	6.4 Thermal Information	11	器件和文档支持	21
	6.5 Electrical Characteristics		11.1 器件支持	21
	6.6 Switching Characteristics		11.2 接收文档更新通知	21
	6.7 Typical Characteristics		11.3 社区资源	21
7	Detailed Description		11.4 商标	21
-	7.1 Overview		11.5 静电放电警告	21
	7.2 Functional Block Diagram		11.6 Glossary	<mark>21</mark>
	7.3 Feature Description	12	机械、封装和可订购信息	<mark>22</mark>
	•			


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2019 年 5 月	*	将 LM3102-Q1 部分从 2007 年 9 月开始使用的综合数据表 SNVS515 商用和汽车文档中分离出来。此 SNVSBE5 文档详细说明了汽车LM284x-Q1。进行了编辑性更改;无技术性更改;添加 WEBENCH 链接



5 Pin Configuration and Functions



Pin Functions

P	IN	TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
	1				
	9				
N/C	10		No Connection		
N/C	12	_	NO Connection		
	19				
	20				
SW	2	Power	Switching node		
Svv	3	rowei	Switching node		
VIN	4	Power	Input aupply veltage		
VIIN	5	Fowei	Input supply voltage		
BST	6	Power	Connection for bootstrap capacitor		
AGND	7	Ground	Analog ground		
SS	8	Analog	Soft start		
GND	11	Ground	Ground		
FB	13	Analog	Feedback		
EN	14	Analog	Enable		
RON	15	Analog	ON-time control		
VCC	16	Power	Start-up regulator output		
PGND	17	Ground	Power ground		
FGIND	18	Giouna	Power ground		
EP	_	Ground	Exposed Pad		

TEXAS INSTRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
VIN, RON to AGND	-0.3	43.5	V
SW to AGND	-0.3	43.5	V
SW to AGND (Transient)		-2 (< 100 ns)	V
VIN to SW	-0.3	43.5	V
BST to SW	-0.3	7	V
All Other Inputs to AGND	-0.3	7	V
Junction Temperature, T _J		150	°C
Storage Temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Supply Voltage	4.5	42	V
T_J	Junction Temperature	-40	125	٥°

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	LM3102-Q1 PWP (HTSSOP)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30	°C/W
R _θ JC(top)	Junction-to-case (top) thermal resistance	6.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

Specifications with standard type are for T_J = 25°C unless otherwise specified. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 18 V, V_{OUT} = 3.3 V.

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
START-UP R	EGULATOR, V _{CC}		<u>"</u>				
					6		
V _{CC}	V _{CC} output voltage	C _{CC} = 680 nF, no load	over the full Operating Junction Temperature (T _J) range	5		7.2	V
					50		
V _{IN} – V _{CC}	V V dranaut valtaga	I _{CC} = 2 mA	over the full Operating Junction Temperature (T _J) range			200	mV
	V _{IN} – V _{CC} dropout voltage				350		IIIV
		I _{CC} = 20 mA	over the full Operating Junction Temperature (T _J) range			570	
					65		
I _{VCCL}	V _{CC} current limit ⁽¹⁾	V _{CC} = 0 V	over the full Operating Junction Temperature (T _J) range	40			mA
					3.75		
V _{CC-UVLO}	V _{CC} undervoltage lockout threshold (UVLO)	V _{IN} increasing	over the full Operating Junction Temperature (T _J) range	3.6		3.9	V
V _{CC-UVLO-HYS}	V _{CC} UVLO hysteresis	V _{IN} decreasing – HTSS	OP package		130		mV
t _{VCC-UVLO-D}	V _{CC} UVLO filter delay				3		μs
					0.7		
I _{IN}	I _{IN} operating current	No switching, V _{FB} = 1 V	over the full Operating Junction Temperature (T _J) range			1	1 mA
					25		
I _{IN-SD}	I _{IN} operating current, Device shutdown	V _{EN} = 0 V	over the full Operating Junction Temperature (T _J) range			40	μΑ

⁽¹⁾ V_{CC} provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
					0.18		
R _{DS-UP-ON}	Main MOSFET R _{DS(on)}	over the full Operating Jur range	ction Temperature (T _J)			0.375	Ω
					0.11		
R _{DS- DN-ON}	Syn. MOSFET R _{DS(on)}	over the full Operating Junction Temperature (T _J) range				0.225	Ω
					3.3		
V _{G-UVLO}	Gate drive voltage UVLO	V _{BST} - V _{SW} increasing	over the full Operating Junction Temperature (T _J) range			4	V



Switching Characteristics (continued)


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN	TYP I	VAX	UNIT
SOFT ST	ART						
					8		
I _{SS}	SS pin source current	V _{SS} = 0.5 V	over the full Operating Junction Temperature (T _J) range	6		10	μΑ
CURREN	T LIMIT	1		l .			
I _{CL}	Syn. MOSFET current limit threshold				2.7		Α
I _{CL}	Syn. MOSFET current limit threshold				1.5		Α
ON/OFF	TIMER						
t _{on}	ON timer pulse width	$V_{IN} = 10 \text{ V}, R_{ON} = 100 \text{ k}\Omega$ $V_{IN} = 30 \text{ V}, R_{ON} = 100 \text{ k}\Omega$			1.38 0.47		μs
t _{on-MIN}	ON timer minimum pulse width				150		ns
t _{off}	OFF timer pulse width				260		ns
ENABLE	INPUT						
					1.18		
V_{EN}	EN Pin input threshold	V _{EN} rising	over the full Operating Junction Temperature (T _J) range	1.13		1.23	V
	Enable threshold hysteresis	V _{EN} falling			90		mV
REGULA	TION AND OVERVOLTAGE CO					I	
					0.8		
V_{FB}	In-regulation feedback voltage	$V_{SS} \ge 0.8 \text{ V T}_{J} = -40^{\circ}\text{C to} +125^{\circ}\text{C}$	over the full Operating Junction Temperature (T _J) range	0.784	C	.816	V
	rollago	V _{SS} ≥ 0.8 V T _J = 0°C to +125°C	over the full Operating Junction Temperature (T _J) range	0.788	C	.812	
					0.92		
V_{FB-OV}	Feedback overvoltage threshold	over the full Operating Junct range	tion Temperature (T _J)	0.888	C	.945	V
I _{FB}					5		nA
THERMA	L SHUTDOWN						
T _{SD}	Thermal shutdown temperature	T _J rising			165		°C
T _{SD-HYS}	Thermal shutdown temperature hysteresis	T _J falling			20		°C



6.7 Typical Characteristics


All curves are taken at V_{IN} = 18 V with the configuration in the typical application circuit for V_{OUT} = 3.3 V shown in this data sheet. T_A = 25°C, unless otherwise specified.



TEXAS INSTRUMENTS

Typical Characteristics (continued)

All curves are taken at V_{IN} = 18 V with the configuration in the typical application circuit for V_{OUT} = 3.3 V shown in this data sheet. T_A = 25°C, unless otherwise specified.







Figure 7. R_{DS(on)} vs Temperature

Figure 8. Efficiency vs Load Current (V_{OUT} = 3.3 V)







Figure 9. V_{OUT} Regulation vs Load Current (V_{OUT} = 3.3 V)

Figure 10. Efficiency vs Load Current (V_{OUT} = 0.8 V)







Figure 11. V_{OUT} Regulation vs Load Current (V_{OUT} = 0.8 V)


Figure 12. Power Up (V_{OUT} = 3.3 V, 2.5 A Loaded)



Typical Characteristics (continued)

All curves are taken at $V_{IN} = 18 \text{ V}$ with the configuration in the typical application circuit for $V_{OUT} = 3.3 \text{ V}$ shown in this data sheet. T_A = 25°C, unless otherwise specified.









Figure 15. Continuous Mode Operation (V_{OUT} = 3.3 V, 2.5 A Loaded)



V_{EN} (5V/Div)

V_{OUT} (2V/Div)

I_L (2A/Div)

Figure 16. Discontinuous Mode Operation (V_{OUT} = 3.3 V, 0.025 A Loaded)




Figure 17. DCM to CCM Transition ($V_{OUT} = 3.3 V$, 0.15-A - 2.5-A Load)




Figure 18. Load Transient (V_{OUT} = 3.3 V, 0.25-A - 2.5-A Load, Current Slew Rate: 2.5 A/ μ s)

TEXAS INSTRUMENTS


7 Detailed Description

7.1 Overview

The LM3102-Q1 step-down switching regulator features all required functions to implement a cost-effective, efficient buck power converter capable of supplying 2.5 A to a load. It contains dual N-channel main and synchronous MOSFETs. The constant ON-Time (COT) regulation scheme requires no loop compensation, results in fast load transient response and simple circuit implementation. The regulator can function properly even with an all ceramic output capacitor network, and does not rely on the ESR of the output capacitor for stability. The operating frequency remains constant with line variations due to the inverse relationship between the input voltage and the ON-time. The valley current limit detection circuit, with the limit set internally at 2.7 A, inhibits the main MOSFET until the inductor current level subsides.

The LM3102-Q1 can be applied in numerous applications and can operate efficiently for inputs as high as 42 V. Protection features include output overvoltage protection, thermal shutdown, V_{CC} UVLO, gate drive UVLO. The LM3102-Q1 is available in the thermally enhanced HTSSOP-20 package.

7.2 Functional Block Diagram



 $Copyright @ 2018, Texas \ Instruments \ Incorporated$

7.3 Feature Description

7.3.1 COT Control Circuit Overview

COT control is based on a comparator and a one-shot ON-timer, with the output voltage feedback (feeding to the FB pin) compared with an internal reference of 0.8 V. If the voltage of the FB pin is below the reference, the main MOSFET is turned on for a fixed ON-time determined by a programming resistor R_{ON} and the input voltage V_{IN} , upon which the ON-time varies inversely. Following the ON-time, the main MOSFET remains off for a minimum of 260 ns. Then, if the voltage of the FB pin is below the reference, the main MOSFET is turned on again for another ON-time period. The switching will continue to achieve regulation.

The regulator will operate in the discontinuous conduction mode (DCM) at a light load, and the continuous conduction mode (CCM) with a heavy load. In the DCM, the current through the inductor starts at zero and ramps up to a peak during the ON-time, and then ramps back to zero before the end of the OFF-time. It remains zero and the load current is supplied entirely by the output capacitor. The next ON-time period starts when the voltage at the FB pin falls below the internal reference. The operating frequency in the DCM is lower and varies larger with the load current as compared with the CCM. Conversion efficiency is maintained because conduction loss and switching loss are reduced with the reduction in the load and the switching frequency, respectively. The operating frequency in the DCM can be calculated approximately as follows:

$$f_{SW} = \frac{V_{OUT} (V_{IN} - 1) \times L \times 1.18 \times 10^{20} \times I_{OUT}}{(V_{IN} - V_{OUT}) \times R_{ON}^{2}}$$
(1)

In the continuous conduction mode (CCM), the current flows through the inductor in the entire switching cycle, and never reaches zero during the OFF-time. The operating frequency remains relatively constant with load and line variations. The CCM operating frequency can be calculated approximately as follows:

$$f_{SW} = \frac{V_{OUT}}{1.3 \times 10^{-10} \times R_{ON}}$$
 (2)

The output voltage is set by two external resistors R_{FB1} and R_{FB2}. The regulated output voltage is

$$V_{OUT} = 0.8V \times (R_{FB1} + R_{FB2})/R_{FB2}$$
(3)

7.3.2 Start-Up Regulator (V_{CC})

A startup regulator is integrated within the LM3102-Q1. The input pin VIN can be connected directly to a line voltage up to 42 V. The V_{CC} output regulates at 6 V, and is current limited to 65 mA. Upon power up, the regulator sources current into an external capacitor C_{VCC} , which is connected to the VCC pin. For stability, C_{VCC} must be at least 680 nF. When the voltage on the VCC pin is higher than the UVLO threshold of 3.75 V, the main MOSFET is enabled and the SS pin is released to allow the soft-start capacitor C_{SS} to charge.

The minimum input voltage is determined by the dropout voltage of the regulator and the V_{CC} UVLO falling threshold (\approxeq 3.7 V). If V_{IN} is less than \approxeq 4.0 V, the regulator shuts off and V_{CC} goes to zero.

7.3.3 Regulation Comparator

The feedback voltage at the FB pin is compared to a 0.8-V internal reference. In normal operation (the output voltage is regulated), an ON-time period is initiated when the voltage at the FB pin falls below 0.8 V. The main MOSFET stays on for the ON-time, causing the output voltage and consequently the voltage of the FB pin to rise above 0.8 V. After the ON-time period, the main MOSFET stays off until the voltage of the FB pin falls below 0.8 V again. Bias current at the FB pin is nominally 5 nA.

7.3.4 Zero Coil Current Detect

The current of the synchronous MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next ON-time. This circuit enables the DCM operation, which improves the efficiency at a light load.

7.3.5 Overvoltage Comparator

The voltage at the FB pin is compared to a 0.92-V internal reference. If the voltage rises above 0.92 V, the ON-time is immediately terminated. This condition is known as overvoltage protection (OVP). It can occur if the input voltage or the output load changes suddenly. Once the OVP is activated, the main MOSFET remains off until the voltage at the FB pin falls below 0.92 V. The synchronous MOSFET will stay on to discharge the inductor until the inductor current reduces to zero, and then switch off.

TEXAS INSTRUMENTS

Feature Description (continued)

7.3.6 Current Limit

Current limit detection is carried out during the OFF-time by monitoring the re-circulating current through the synchronous MOSFET. Referring to the *Functional Block Diagram*, when the main MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds 2.7 A, the current limit comparator toggles, and as a result disabling the start of the next ON-time period. The next switching cycle starts when the re-circulating current falls back below 2.7 A (and the voltage at the FB pin is below 0.8 V). The inductor current is monitored during the ON-time of the synchronous MOSFET. As long as the inductor current exceeds 2.7 A, the main MOSFET will remain inhibited to achieve current limit. The operating frequency is lower during current limit due to a longer OFF-time.

Figure 19 illustrates an inductor current waveform. On average, the output current I_{OUT} is the same as the inductor current I_L , which is the average of the rippled inductor current. In case of current limit (the current limit portion of Figure 19), the next ON-time will not initiate until that the current drops below 2.7 A (assume the voltage at the FB pin is lower than 0.8 V). During each ON-time the current ramps up an amount equal to:

$$I_{LR} = \frac{(V_{IN} - V_{OUT}) \times t_{on}}{L} \tag{4}$$

During current limit, the LM3102-Q1 operates in a constant current mode with an average output current $I_{OUT(CL)}$ equal to 2.7 A + I_{LR} / 2.




Figure 19. Inductor Current - Current Limit Operation

7.3.7 N-Channel MOSFET and Driver

The LM3102-Q1 integrates an N-channel main MOSFET and an associated floating high voltage main MOSFET gate driver. The gate drive circuit works in conjunction with an external bootstrap capacitor C_{BST} and an internal high voltage diode. C_{BST} connecting between the BST and SW pins powers the main MOSFET gate driver during the main MOSFET ON-time. During each OFF-time, the voltage of the SW pin falls to approximately -1 V, and C_{BST} charges from V_{CC} through the internal diode. The minimum OFF-time of 260 ns provides enough time for charging C_{BST} in each cycle.

7.3.8 Soft Start

The soft-start feature allows the converter to gradually reach a steady-state operating point, thereby reducing startup stresses and current surges. Upon turnon, after V_{CC} reaches the undervoltage threshold, an 8- μ A internal current source charges up an external capacitor C_{SS} connecting to the SS pin. The ramping voltage at the SS pin (and the non-inverting input of the regulation comparator as well) ramps up the output voltage V_{OUT} in a controlled manner.

Feature Description (continued)

An internal switch grounds the SS pin if any of the following three cases happens: (i) V_{CC} is below the UVLO threshold; (ii) a thermal shutdown occurs; or (iii) the EN pin is grounded. Alternatively, the output voltage can be shut off by connecting the SS pin to ground using an external switch. Releasing the switch allows the SS pin to ramp up and the output voltage to return to normal. The shutdown configuration is shown in Figure 20.




Figure 20. Alternate Shutdown Implementation

7.3.9 Thermal Protection

The junction temperature of the LM3102-Q1 should not exceed the maximum limit. Thermal protection is implemented by an internal Thermal Shutdown circuit, which activates (typically) at 165°C to make the controller enter a low power reset state by disabling the main MOSFET, disabling the ON-timer, and grounding the SS pin. Thermal protection helps prevent catastrophic failures from accidental device overheating. When the junction temperature falls back below 145°C (typical hysteresis = 20°C), the SS pin is released and normal operation resumes.

7.3.10 Thermal Derating

The LM3102-Q1 can supply 2.5 A below an ambient temperature of 100°C. Under worst-case operation, with either input voltage up to 42 V, operating frequency up to 1 MHz, or voltage of the RON pin below the absolute maximum of 7 V, the LM3102-Q1 can deliver a minimum of 1.9-A output current without thermal shutdown with a PCB ground plane copper area of 40 cm², 2 oz/Cu. Figure 21 shows a thermal derating curve for the minimum output current without thermal shutdown against ambient temperature up to 125°C. Obtaining 2.5-A output current is possible by increasing the PCB ground plane area, or reducing the input voltage or operating frequency.




Figure 21. Thermal Derating Curve

TEXAS INSTRUMENTS

7.4 Device Functional Modes

7.4.1 ON-Time Timer, Shutdown

The ON-time of the LM3102-Q1 main MOSFET is determined by the resistor R_{ON} and the input voltage V_{IN} . It is calculated as follows:

$$t_{\rm on} = \frac{1.3 \times 10^{-10} \times R_{\rm ON}}{V_{\rm IN}} \tag{5}$$

The inverse relationship of t_{on} and V_{IN} gives a nearly constant frequency as V_{IN} is varied. R_{ON} should be selected such that the ON-time at maximum V_{IN} is greater than 150 ns. The ON-timer has a limiter to ensure a minimum of 150 ns for t_{on} . This limits the maximum operating frequency, which is governed by Equation 6:

$$f_{SW(MAX)} = \frac{V_{OUT}}{V_{IN(MAX)} \times 150 \text{ ns}}$$
 (6)

The LM3102-Q1 can be remotely shutdown by pulling the voltage of the EN pin below 1 V. In this shutdown mode, the SS pin is internally grounded, the ON-timer is disabled, and bias currents are reduced. Releasing the EN pin allows normal operation to resume because the EN pin is internally pulled up.




Figure 22. Shutdown Implementation

www.ti.com.cn ZHCSJS6-MAY 2018

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM3102-Q1 is a step-down DC-to-DC controller. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2.5 A. The following design procedure can be used to select components for the LM3102-Q1. Alternately, the WEBENCH software may be used to generate complete designs.

When generating a design, the WEBENCH® software uses iterative design procedure and accesses comprehensive databases of components. For more details, go to www.ti.com.

8.2 Typical Application




Figure 23. Typical Application Schematic

8.2.1 Design Requirements

For this example the following application parameters exist.

- V_{IN} Range = 8 V to 42 V
- V_{OUT} = 3.3 V
- I_{OUT} = 2.5 A

Refer to *Detailed Design Procedure* for more information on operational guidelines and limits.

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM3102-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats

TEXAS INSTRUMENTS

Typical Application (continued)

· Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Design Steps for the LM3102-Q1 Application

The LM3102-Q1 is fully supported by WEBENCH which offers the following: component selection, electrical simulation, thermal simulation, as well as the build-it prototype board for a reduction in design time. The following list of steps can be used to manually design the LM3102-Q1 application.

- 1. Program V_O with divider resistor selection.
- 2. Program turnon time with soft-start capacitor selection.
- 3. Select Co.
- 4. Select CIN.
- 5. Set operating frequency with R_{ON}.
- 6. Determine thermal dissipation.
- 7. Lay out PCB for required thermal performance.

8.2.2.3 External Components

The following guidelines can be used to select external components.

 R_{FB1} and R_{FB2} : These resistors should be chosen from standard values in the range of 1.0 k Ω to 10 k Ω , satisfying the following ratio:

$$R_{\text{FB}1}/R_{\text{FB}2} = (V_{\text{OUT}}/0.8 \text{ V}) - 1 \tag{7}$$

For $V_{OUT} = 0.8 \text{ V}$, the FB pin can be connected to the output directly with a pre-load resistor drawing more than 20 μ A. It is because the converter operation needs a minimum inductor current ripple to maintain good regulation when no load is connected

 R_{ON} : Equation 2 can be used to select R_{ON} if a desired operating frequency is selected. But the minimum value of R_{ON} is determined by the minimum ON-time. It can be calculated as follows:

$$R_{\text{ON}} \ge \frac{V_{\text{IN(MAX)}} \times 150 \text{ ns}}{1.3 \times 10^{-10}}$$
(8)

If R_{ON} calculated from Equation 2 is smaller than the minimum value determined in Equation 8, a lower frequency should be selected to recalculate R_{ON} by Equation 2. Alternatively, $V_{IN(MAX)}$ can also be limited to keep the frequency unchanged. The relationship of $V_{IN(MAX)}$ and R_{ON} is shown in Figure 24.

On the other hand, the minimum OFF-time of 260 ns can limit the maximum duty ratio. Larger R_{ON} should be selected in any application requiring large duty ratio.




Figure 24. Maximum V_{IN} for Selected R_{ON}

L: The main parameter affected by the inductor is the amplitude of inductor current ripple (I_{LR}). Once I_{LR} is selected, L can be determined by:



Typical Application (continued)

$$L = \frac{V_{OUT} x (V_{IN} - V_{OUT})}{I_{LR} x f_{SW} x V_{IN}}$$


where

V_{IN} is the maximum input voltage

f_{SW} is determined from Equation 2 (9)

If the output current I_{OUT} is determined, by assuming that $I_{OUT} = I_L$, the higher and lower peak of I_{LR} can be determined. Beware that the higher peak of ILR should not be larger than the saturation current of the inductor and current limits of the main and synchronous MOSFETs. Also, the lower peak of ILR must be positive if CCM operation is required.

Figure 25 and Figure 26 show curves on inductor selection for various V_{OUT} and R_{ON}. For small R_{ON}, according to (8), V_{IN} is limited. Some curves are therefore limited as shown in the figures.



Cvcc: The capacitor on the Vcc output provides not only noise filtering and stability, but also prevents false triggering of the V_{CC} UVLO at the main MOSFET on/off transitions. C_{VCC} should be no smaller than 680 nF for stability, and should be a good quality, low-ESR, ceramic capacitor.

Cout and Couts: Cout should generally be no smaller than 10 µF. Experimentation is usually necessary to determine the minimum value for COUT, as the nature of the load may require a larger value. A load which creates significant transients requires a larger C_{OUT} than a fixed load.

C_{OUT3} is a small value ceramic capacitor located close to the LM3102-Q1 to further suppress high frequency noise at V_{OUT}. A 100-nF capacitor is recommended.

CIN and CIN3: The function of CIN is to supply most of the main MOSFET current during the ON-time, and limit the voltage ripple at the VIN pin, assuming that the voltage source connecting to the VIN pin has finite output impedance. If the voltage source's dynamic impedance is high (effectively a current source), C_{IN} supplies the average input current, but not the ripple current.

At the maximum load current, when the main MOSFET turns on, the current to the VIN pin suddenly increases from zero to the lower peak of the inductor's ripple current and ramps up to the higher peak value. It then drops to zero at turnoff. The average current during the ON-time is the load current. For a worst case calculation, CIN must be capable of supplying this average load current during the maximum ON-time. CIN is calculated from:

$$C_{IN} = \frac{I_{OUT} \ x \ t_{on}}{\Delta V_{IN}}$$

where

- I_{OUT} is the load current
- t_{on} is the maximum ON-time

 ΔV_{IN} is the allowable ripple voltage at V_{IN} (10)

The purpose of C_{IN3} is to help avoid transients and ringing due to long lead inductance at the VIN pin. A low ESR 0.1-µF ceramic chip capacitor located close to the LM3102-Q1 is recommended.

Typical Application (continued)

 C_{BST} : A 33-nF, high-quality ceramic capacitor with low ESR is recommended for C_{BST} because it supplies a surge current to charge the main MOSFET gate driver at turnon. Low ESR also helps ensure a complete recharge during each OFF-time.

 C_{SS} : The capacitor at the SS pin determines the soft-start time, that is, the time for the reference voltage at the regulation comparator and the output voltage to reach their final value. The time is determined from the following equation:

$$t_{SS} = \frac{C_{SS} \times 0.8V}{8 \,\mu\text{A}} \tag{11}$$

 C_{FB} : If the output voltage is higher than 1.6 V, C_{FB} is needed in the Discontinuous Conduction Mode to reduce the output ripple. The recommended value for C_{FB} is 10 nF.

8.2.3 Application Curve




Figure 27. Efficiency vs Load Current (V_{OUT} = 0.8 V)



8.3 System Examples




Figure 28. Typical Application Schematic for $V_{OUT} = 3.3 \text{ V}$




Figure 29. Typical Application Schematic for $V_{OUT} = 0.8 \text{ V}$

9 Power Supply Recommendations

The LM3102-Q1 device is designed to operate from an input voltage supply range between 4.5 V and 42 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LM3102-Q1 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is more than a few inches from the LM3102-Q1, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a $47-\mu F$ or $100-\mu F$ electrolytic capacitor is a typical choice.

10 Layout

10.1 Layout Guidelines

The LM3102-Q1 regulation, overvoltage, and current limit comparators are very fast so they will respond to short duration noise pulses. Layout is therefore critical for optimum performance. It must be as neat and compact as possible, and all external components must be as close to their associated pins of the LM3102-Q1 as possible.

Refer to *Layout Example*, the loop formed by C_{IN} , the main and synchronous MOSFET internal to the LM3102-Q1, and the PGND pin should be as small as possible. The connection from the PGND pin to C_{IN} should be as short and direct as possible. Vias should be added to connect the ground of C_{IN} to a ground plane, located as close to the capacitor as possible. The bootstrap capacitor C_{BST} should be connected as close to the SW and BST pins as possible, and the connecting traces should be thick. The feedback resistors and capacitor R_{FB1} , R_{FB2} , and C_{FB} should be close to the FB pin.

A long trace running from V_{OUT} to R_{FB1} is generally acceptable because this is a low-impedance node. Ground R_{FB2} directly to the AGND pin (pin 7). The output capacitor C_{OUT} should be connected close to the load and tied directly to the ground plane. The inductor L should be connected close to the SW pin with as short a trace as possible to reduce the potential for EMI (electromagnetic interference) generation.

If it is expected that the internal dissipation of the LM3102-Q1 will produce excessive junction temperature during normal operation, making good use of the PCB ground plane can help considerably to dissipate heat. The exposed pad on the bottom of the LM3102-Q1 IC package can be soldered to the ground plane, which should extend out from beneath the LM3102-Q1 to help dissipate heat.

The exposed pad is internally connected to the LM3102-Q1 IC substrate. Additionally the use of thick traces, where possible, can help conduct heat away from the LM3102-Q1. Using numerous vias to connect the die attached pad to the ground plane is a good practice. Judicious positioning of the PCB within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.

10.2 Layout Example




Figure 30. Minimize Area of Current Loops in Buck Regulators



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 使用 WEBENCH® 工具创建定制设计

单击此处,使用 LM3102-Q1 器件及 WEBENCH® 电源设计器创建定制设计方案。

- 1. 首先输入输入电压 (V_{IN}) 、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
- 2. 使用优化器拨盘优化该设计的关键参数,如效率、尺寸和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真, 观察重要波形以及电路性能
- 运行热性能仿真, 了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com.cn/WEBENCH。

11.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的*通知我* 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



🕵 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

TEXAS INSTRUMENTS

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。 www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LM3102QMH/NOPB	Active	Production	HTSSOP (PWP) 20	73 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3102 QMH
LM3102QMH/NOPB.A	Active	Production	HTSSOP (PWP) 20	73 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3102 QMH
LM3102QMH/NOPB.B	Active	Production	HTSSOP (PWP) 20	73 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3102 QMH
LM3102QMHX/NOPB	Active	Production	HTSSOP (PWP) 20	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3102 QMH
LM3102QMHX/NOPB.A	Active	Production	HTSSOP (PWP) 20	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3102 QMH
LM3102QMHX/NOPB.B	Active	Production	HTSSOP (PWP) 20	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3102 QMH

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM3102-Q1:


Catalog : LM3102

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.





重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月