

LM2940QML 1A Low Dropout Regulator

Check for Samples: LM2940QML, LM2940QML-SP

FEATURES

- **Available with Radiation Ensure**
 - ELDRS Free 100 krad(Si)
- Dropout Voltage Typically 0.5V @I_O = 1A
- **Output Current in Excess of 1A**
- **Output Voltage Trimmed Before Assembly**
- **Reverse Battery Protection**
- **Internal Short Circuit Current Limit**
- Mirror Image Insertion Protection

DESCRIPTION

The LM2940 positive voltage regulator features the ability to source 1A of output current with a dropout voltage of typically 0.5V and a maximum of 1V over the entire temperature range. Furthermore, a quiescent current reduction circuit has been included which reduces the ground current when the differential between the input voltage and the output voltage exceeds approximately 3V. The quiescent current with 1A of output current and an input-output differential of 5V is therefore only 30 mA. Higher quiescent currents only exist when the regulator is in the dropout mode $(V_{IN} - V_{OUT} \le 3V)$.

Designed also for vehicular applications, the LM2940 and all regulated circuitry are protected from reverse battery installations or 2-battery jumps. During line transients, such as load dump when the input voltage can momentarily exceed the specified maximum operating voltage, the regulator will automatically shut down to protect both the internal circuits and the load. The LM2940 cannot be harmed by temporary mirrorimage insertion. Familiar regulator features such as short circuit and thermal overload protection are also provided.

CONNECTION DIAGRAMS





Figure 1. 16-Lead Ceramic Surface-Mount Package (CFP) Top View

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Equivalent Schematic Diagram





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings(1)

Input Voltage (Survival Voltage ≤ 100r	mS)		60V		
Internal Power Dissipation with no hea	at sink ($T_A = +2$	25°C) ⁽²⁾	1W		
Maximum Junction Temperature			150°C		
Storage Temperature Range			-65°C ≤ T _A ≤ +150°C		
Lead Temperature (Soldering 10 second	onds)		300°C		
Thermal Resistance		16LD CFP "WG" (device 01, 02) (Still Air)	122°C/W		
	0	16LD CFP "GW" (device 03, 04) (Still Air)	136°C/W		
	θ_{JA}	16LD CFP "WG" (device 01, 02) (500LF/Min Air flow)	77°C/W		
Thermal Resistance		16LD CFP "GW" (device 03, 04) (500LF/Min Air flow)	87°C/W		
	0	16LD CFP "WG" (device 01, 02) ⁽³⁾	5°C/W		
	θ_{JC}	16LD CFP "GW" (device 03, 04)	13°C/W		
Package Weight CFP "WG" (device 0	1, 02)		360 mg		
Package Weight CFP "GW" (device 0	3, 04)		410 mg		
ESD Susceptibility ⁽⁴⁾			4KV		

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specified specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower. With heat sinking, the maximum power is 5 Watts, but then this will depend upon the temperature of the heat sink, the efficiency of the heat sink, and the efficiency of the heat flow between the package body and the heat sink. We can not predict these values.
- (3) The package material for these devices allows much improved heat transfer over our standard ceramic packages. In order to take full advantage of this improved heat transfer, heat sinking must be provided between the package base (directly beneath the die), and either metal traces on, or thermal vias through, the printed circuit board. Without this additional heat sinking, device power dissipation must be calculated using θ_{JA}, rather than θ_{JC}, thermal resistance. It must not be assumed that the device leads will provide substantial heat transfer out of the package, since the thermal resistance of the lead frame material is very poor, relative to the material of the package base. The stated θ_{JC} thermal resistance is for the package material only, and does not account for the additional thermal resistance between the package base and the printed circuit board. The user must determine the value of the additional thermal resistance and must combine this with the stated value for the package, to calculate the total allowed power dissipation for the device.
- (4) Human body model, 1.5 k Ω in series with 100 pF.

Recommended Operating Conditions⁽¹⁾

Input Voltage	26V
Temperature Range	-55°C ≤ T _A ≤ 125°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specified specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Product Folder Links: LM2940QML LM2940QML-SP



Table 1. Quality Conformance Inspection Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

LM2940-5.0 Electrical Characteristics SMD: 5962R8958701 DC Parameters

The following conditions apply, unless otherwise specified.

DC: $V_I = 10\overline{V}$, $I_O = 1A$, $C_O = 22\mu F$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
Vo		V _{IN} = 10V, I _{OUT} = 5mA		4.85	5.15	V	1
		VIN = 10V, 1001 = 3111A		4.75	5.25	V	2, 3
		\/		4.85	5.15	V	1
		$V_{IN} = 6V$, $I_{OUT} = 5mA$		4.75	5.25	V	1 2, 3 2, 3 3 1 2, 3 3 3 3 3 3 3 3 3 3
		\/ 7\/		4.85	5.15	V	1
		$V_{IN} = 7V$, $I_{OUT} = 5mA$		4.75	5.25	V	2, 3
		V 00V I 5 A		4.85	5.15	V	1
	Output Malta as	$V_{IN} = 26V$, $I_{OUT} = 5mA$		4.75	5.25	V	2, 3
	Output Voltage	V _{IN} = 10V, I _{OUT} = 1A		4.85	5.15	V	1
			4.75	5.25	V	2, 3	
		\/ 6\/ 4A		4.85	5.15	V 2,3 V 1 M 2,3 M 1	1
		$V_{IN} = 6V$, $I_{OUT} = 1A$		4.75	5.25	V	2, 3
		V 6V I 50mA		4.85	5.15	V	1
		$V_{IN} = 6V$, $I_{OUT} = 50$ mA		4.75	5.25	5 V 1 5 V 2, 3	
		\/ 40\/ I		4.85	5.15	V	1
		$V_{IN} = 10V$, $I_{OUT} = 50$ mA		4.75	5.25	V	2, 3
	Reverse Polarity Input Voltage DC	$R_O = 100\Omega$	See ⁽¹⁾	-15		V	1, 2, 3
IQ		\/ 40\/ I		0.0	15	mA	1
		$V_{IN} = 10V$, $I_{OUT} = 5mA$		0.0	20	mA	2, 3
		\/ 7\/ F A		0.0	15	V 2, 3 V 1 V 2, 3 V 1, 2, 3 mA 1 mA 2, 3	1
	Outleanant Comment	$V_{IN} = 7V$, $I_{OUT} = 5mA$		0.0	20	mA	2, 3
	Quiescent Current	\/ OC\/ F=-A		0.0	15	mA	1
		$V_{IN} = 26V$, $I_{OUT} = 5mA$		0.0	20	mA	2, 3
		V 40V I 4A		0.0	50	mA	1
		$V_{IN} = 10V$, $I_{OUT} = 1A$		0.0	100	mA	2, 3

(1) Functional test only.



LM2940-5.0 Electrical Characteristics SMD: 5962R8958701 DC Parameters (continued)

The following conditions apply, unless otherwise specified.

DC: $V_1 = 10V$, $I_0 = 1A$, $C_0 = 22\mu F$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V _{RLine}	Line Demulation	71/ 51/ 5 261/ 1 5 5 7 4		-40	40	mV	1
	Line Regulation	$7V \le V_{IN} \le 26V$, $I_{OUT} = 5mA$		-50	50	mV	2, 3
V_{RLoad}	Load Damiletian)/ 40\/ 50mA < < 4A		-50	50	mV	1
	Load Regulation	$V_{IN} = 10V$, $50mA \le I_{OUT} \le 1A$		-100	100	mV	2, 3
V_{DO}		1 10		0.0	0.7	V	1
	Dran aut Valta aa	I _{OUT} = 1A		0.0	1.0	V	2, 3
	Dropout Voltage	1001		0.0	200	mV	1
		$I_{OUT} = 100 \text{mA}$		0.0	300	mV	2, 3
I _{SC}	Chart Circuit Comment	101/		1.5		Α	1
	Short Circuit Current	$V_{IN} = 10V$		1.3		mV 1 mV 2, 3	2, 3

LM2940-5.0 Electrical Characteristics SMD: 5962R8958701 AC Parameters

The following conditions apply, unless otherwise specified.

AC: $V_1 = 10V$, $I_0 = 1A$, $C_0 = 22\mu F$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
	Max Line Transient	$V_0 \le 6V, R_0 = 100\Omega, t = 20mS$	See ⁽¹⁾	40		V	1, 2, 3
	Reverse Polarity Input Voltage Transient	$t = 20mS, R_O = 100\Omega$	See ⁽¹⁾	-45		V	1, 2, 3
RR	Ripple Rejection	$V_{IN} = 10V, 1V_{RMS}, f = 1KHz,$	See ⁽¹⁾	60		dB	4
	Rippie Rejection	I _{OUT} = 5mA	See ⁽¹⁾	50		dB	5, 6
N _O	Output Noise Voltage	V _{IN} = 10V, I _{OUT} = 5mA, 10Hz - 100KHz	See ⁽¹⁾	0.0	700	μV_{RMS}	1, 2, 3
Z _O	Output Impedance	V_{IN} = 10V, f_{O} = 120Hz I_{OUT} = 100mA DC and 20mA AC	See ⁽¹⁾		1.0	Ω	1, 2, 3

⁽¹⁾ Functional test only.

Copyright © 2010–2013, Texas Instruments Incorporated

Submit Documentation Feedback



LM2940-5.0 Electrical Characteristics SMD: 5962R8958702 DC Parameters

The following conditions apply, unless otherwise specified.

DC: $V_I = 10V$, $I_O = 1A$, $C_O = 22\mu F$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
Vo		V _{IN} = 10V, I _{OUT} = 5mA		4.85	5.15	V	1
		VIN = 10V, IOUT = SITIA		4.75	5.25	V	2, 3
		V _{IN} = 6V, I _{OUT} = 5mA		4.85	5.15	V	1
		VIN = 6V, I _{OUT} = 5IIIA		4.75	5.25	V	2, 3
		V _{IN} = 7V, I _{OUT} = 5mA		4.85	5.15	V	1
		VIN = 7 V, IOUT = SITIA		4.75	5.25	V	2, 3
		V _{IN} = 26V, I _{OUT} = 5mA		4.85	5.15	V	1
	Output Voltage	$V_{\text{IN}} = 26V$, $I_{\text{OUT}} = 5111A$		4.75	5.25	V	2, 3
	Output Voltage	V _{IN} = 10V, I _{OUT} = 1A		4.85	5.15	V	1
		$V_{IN} = 10V, I_{OUT} = 1A$		4.75	5.25	V	2, 3
		V 6V 1 1A		4.85	5.15	V	1
		$V_{IN} = 6V$, $I_{OUT} = 1A$		4.75	5.25	V	2, 3
		\\ 6\\ I		4.85	5.15	V	1
		V _{IN} = 6V, I _{OUT} = 50mA		4.75	5.25	V	2, 3
		V - 10V I - 50mA		4.85	5.15	V	1
		$V_{IN} = 10V$, $I_{OUT} = 50$ mA		4.75	5.25	V	2, 3
	Reverse Polarity Input Voltage DC	$R_O = 100\Omega$	See ⁽¹⁾	-15		V	1, 2, 3
la		V _{IN} = 10V, I _{OUT} = 5mA		0.0	15	mA	1
		V _{IN} = 10V, I _{OUT} = 5MA		0.0	20	mA	2, 3
		V _{IN} = 7V, I _{OUT} = 5mA		0.0	15	mA	1
	Ovicement Current			0.0	20	mA	2, 3
	Quiescent Current	V 00V I 5 A		0.0	15	mA	1
		$V_{IN} = 26V$, $I_{OUT} = 5mA$		0.0	20	mA	2, 3
		V 10V I 1A		0.0	50	mA	1
		$V_{IN} = 10V$, $I_{OUT} = 1A$		0.0	100	mA	2, 3
V _{RLine}	Line Degulation	7\/ < \/ < 26\/ 5 = 5 = 4		-40	40	mV	1
	Line Regulation	$7V \le V_{IN} \le 26V$, $I_{OUT} = 5mA$		-50	50	mV	2, 3
V _{RLoad}	Load Regulation	V _{IN} = 10V, 50mA ≤ I _{OUT} ≤ 1A		-50	50	mV	1
	Load Regulation	V _{IN} = 10V, 50MA ≤ 1 _{OUT} ≤ 1A		-100	100	mV	2, 3
V _{DO}				0.0	0.7	V	1
	Dropout Voltage	I _{OUT} = 1A		0.0	1.0	V	2, 3
	Dropout Voltage			0.0	200	mV	1
		I _{OUT} = 100mA		0.0	300	mV	2, 3
sc	Short Circuit Current	V – 10V		1.5		Α	1
30	Short Circuit Current	V _{IN} = 10V		1.3		Α	2, 3

⁽¹⁾ Functional test only.



LM2940-5.0 Electrical Characteristics SMD: 5962R8958702 AC Parameters

The following conditions apply, unless otherwise specified.

AC: $V_I = 10V$, $I_O = 1A$, $C_O = 22\mu F$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
	Max Line Transient	$V_0 \le 6V, R_0 = 100\Omega, t = 20mS$	See ⁽¹⁾	40		V	1, 2, 3
	Reverse Polarity Input Voltage Transient	$t = 20mS, R_0 = 100\Omega$	See ⁽¹⁾	See ⁽¹⁾ -45		V	1, 2, 3
RR	Dinale Dejection	$V_{IN} = 10V$, $1V_{RMS}$, $f = 1KHz$,	See ⁽¹⁾	60		dB	4
	Ripple Rejection	I _{OUT} = 5mA	See ⁽¹⁾	50		dB	5, 6
N _O	Output Noise Voltage	V _{IN} = 10V, I _{OUT} = 5mA, 10Hz - 100KHz	See ⁽¹⁾	0.0	700	μV_{RMS}	1, 2, 3
Z _O	Output Impedance	V_{IN} = 10V, f_{O} = 120Hz I_{OUT} = 100mA DC and 20mA AC	See ⁽¹⁾		1.0	Ω	1, 2, 3

⁽¹⁾ Functional test only.

LM2940-5.0 Electrical Characteristics SMD: 5962R8958702 DC Drift Parameters

The following conditions apply, unless otherwise specified.


DC: $V_1 = 10V$, $I_0 = 1A$, $C_0 = 22\mu F$, "Delta calculations performed on QMLV devices at group B, subgroup 5 only"


Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
Vo		V _{IN} = 10V, I _{OUT} = 5mA		-30	30	mV	1
		$V_{IN} = 6V$, $I_{OUT} = 5mA$		-30	30	mV	1
		V _{IN} = 7V, I _{OUT} = 5mA		-30	30	mV	1
	Output Valtage	$V_{IN} = 26V$, $I_{OUT} = 5mA$		-30	30	mV	1
	Output Voltage	V _{IN} = 10V, I _{OUT} = 1A		-30	30	mV	1
		V _{IN} = 6V, I _{OUT} = 1A		-30	30	mV	
		$V_{IN} = 6V$, $I_{OUT} = 50mA$		-30	30	mV	1
		V _{IN} = 10V, I _{OUT} = 50mA		-30	30	mV	1 1 1 1 1 1 1 1 1
V _{RLOAD}	Load Regulation	V _{IN} = 10V, 50mA ≤ I _{OUT} ≤ 1A		-20	20	mV	1


Product Folder Links: LM2940QML LM2940QML-SP





Typical Performance Characteristics





















Typical Performance Characteristics (continued)




















Typical Performance Characteristics (continued)










Figure 16.












Typical Application



^{*}Required if regulator is located far from power supply filter.

APPLICATION HINTS

EXTERNAL CAPACITORS

The output capacitor is critical to maintaining regulator stability, and must meet the required conditions for both ESR (Equivalent Series Resistance) and minimum amount of capacitance.

MINIMUM CAPACITANCE:

The minimum output capacitance required to maintain stability is 22 µF (this value may be increased without limit). Larger values of output capacitance will give improved transient response.

ESR LIMITS:

The ESR of the output capacitor will cause loop instability if it is too high or too low. The acceptable range of ESR plotted versus load current is shown in the graph below. It is essential that the output capacitor meet these requirements, or oscillations can result.




Figure 20. Output Capacitor ESR Limits

It is important to note that for most capacitors, ESR is specified only at room temperature. However, the designer must ensure that the ESR will stay inside the limits shown over the entire operating temperature range for the design.

For aluminum electrolytic capacitors, ESR will increase by about 30X as the temperature is reduced from 25°C to -40°C. This type of capacitor is not well-suited for low temperature operation.

Solid tantalum capacitors have a more stable ESR over temperature, but are more expensive than aluminum electrolytics. A cost-effective approach sometimes used is to parallel an aluminum electrolytic with a solid Tantalum, with the total capacitance split about 75/25% with the Aluminum being the larger value.

If two capacitors are paralleled, the effective ESR is the parallel of the two individual values. The "flatter" ESR of the Tantalum will keep the effective ESR from rising as quickly at low temperatures.

Copyright © 2010–2013, Texas Instruments Incorporated

Submit Documentation Feedback

^{**}C_{OUT} must be at least 22 μF to maintain stability. May be increased without bound to maintain regulation during transients. Locate as close as possible to the regulator. This capacitor must be rated over the same operating temperature range as the regulator and the ESR is critical; see curve.




HEATSINKING

A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible operating conditions, the junction temperature must be within the range specified under Absolute Maximum Ratings.

To determine if a heatsink is required, the power dissipated by the regulator, P_D, must be calculated.

The figure below shows the voltages and currents which are present in the circuit, as well as the formula for calculating the power dissipated in the regulator:



$$\begin{split} I_{IN} &= I_L \div I_G \\ P_D &= (V_{IN} - V_{OUT}) \ I_L + (V_{IN}) \ I_G \end{split}$$

Figure 21. Power Dissipation Diagram

The next parameter which must be calculated is the maximum allowable temperature rise, T_R (max). This is calculated by using the formula:

$$T_R (max) = T_J (max) - T_A (max)$$

where

- T_J (max) is the maximum allowable junction temperature
- T_A (max) is the maximum ambient temperature which will be encountered in the application

Using the calculated values for $T_R(max)$ and P_D , the maximum allowable value for the junction-to-ambient thermal resistance, $\theta_{(JA)}$, can now be found:

$$\theta_{(JA)} = T_R \text{ (max)/P}_D \tag{2}$$



REVISION HISTORY

Released	Revision	Section	Changes
05/10/2010	A	New Release, Corporate format	1 MDS data sheets converted into one Corp. data sheet format added reference to New ELDRS device. Change AC subgroups from 4, 5, 6, 7, 8A, 8B to 1, 2, 3 for parameters Max Line Transient, Reverse Polarity Input Voltage Transient, Output Noise Voltage, Output Impedance. To bring it into agreement with the SMD. MNLM2940-5.0-X Rev 1A1 will be archived.
12/10/2010	В	Ordering Information, Absolute Max Ratings	Ordering Information — Added LM2940GW5.0/883, LM2940GW5.0RLQV. Absolute Max Ratings — Added Theta JA and Theta JC along with Package Weight for 'GW' devices. LM2940QML Rev A will be archived.
02/5/2013	В	All	layout of National Data Sheet to TI format

Submit Documentation Feedback

www.ti.com 20-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-8958703XA	Active	Production	CFP (NAC) 16	88 TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM2940GW5.0 /883 Q 5962-89587 03XA ACO 03XA >T
5962R8958702V9A	Active	Production	DIESALE (Y) 0	34 NOT REQUIRED	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
5962R8958704VXA	Active	Production	CFP (NAC) 16	88 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM2940GW5.0 RLQMLV Q 5962R89587 04VXA ACO 04VXA >T
LM2940-5.0 MDE	Active	Production	DIESALE (Y) 0	34 NOT REQUIRED	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
LM2940-5.0-MW8	Active	Production	WAFERSALE (YS) 0	1 NOT REQUIRED	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	
LM2940GW5.0/883	Active	Production	CFP (NAC) 16	88 TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM2940GW5.0 /883 Q 5962-89587 03XA ACO 03XA >T
LM2940GW5.0RLQV	Active	Production	CFP (NAC) 16	88 JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LM2940GW5.0 RLQMLV Q 5962R89587 04VXA ACO 04VXA >T

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 20-May-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM2940QML, LM2940QML-SP:

Military: LM2940QML


Space : LM2940QML-SP

NOTE: Qualified Version Definitions:

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



CERAMIC FLATPACK




NOTES:

- 1. Controlling dimension is Inch. Values in [] are milimeters. Dimensions in () for reference only.
 2. For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the Texas Instruments website
- 3. Lead 1 identification shall be:
 - a) A notch or other mark within this area
 - b) A tab on lead 1, either side
- 4. No JEDEC registration as of December 2021



CERAMIC FLATPACK



	RF	VISIONS				
REV	DESCRIPTION		E.C.N.	DATE	BY/APP'D	<u> </u>
Α	RELEASE TO DOCUMENT CONTROL NO CHANGE TO DRAWING; REVISION FOR YODA RELEASE; .387±.003 WAS .39000±.00012;	2 2	197879 198832 200917	12/30/2021 02/15/2022 08/08/2022	TINA TRAN / ANIS K. SINCERB D. CHIN / K. SINCE	S FAUZI OX
	SCA	LE SIZE A		4215198		REV PAGE 4 OF 4

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated