











LM27762

### ZHCSFJ0B - AUGUST 2016-REVISED FEBRUARY 2017

# LM27762 集成低噪声正负输出的 电荷泵和 LDO

# 1 特性

- 可生成低噪声、可调节的 1.5V 至 5V 的正电源电压和 -5V 至 -1.5V 的负电源电压
- 输入电压范围为 2.7V 至 5.5V
- ±250mA 输出电流
- 反向电荷泵紧接一个负电压低压降稳压器 (LDO)
- 2MHz 固定频率、低噪声运行
- 2.5Ω 逆变器输出阻抗, V<sub>IN</sub> = 5V
- 电流为 100mA 时的负电压 LDO 压降电压为 30mV, V<sub>OUT</sub> = -5V
- 电流为 100mA 时的正电压 LDO 压降电压为 45mV, V<sub>OUT</sub> = 5V
- 390µA 静态电流(典型值)
- 关断时的静态电流降至 0.5µA(典型值)
- 电流限制和热保护
- 电源正常引脚(低电平有效)
- 使用 LM27762 并借助 WEBENCH<sup>®</sup> 电源设计器创建定制设计

### 2 应用

- 高保真 (Hi-Fi) 音频耳机放大器
- 运算放大器电源偏置
- 为数据转换器供电
- 无线通信系统
- 接口电源
- 手持式仪表

# 3 说明

LM27762 提供 ±1.5V 至 ±5V 可调节、超低噪声正负输出。输入电压范围为 2.7V 至 5.5V,输出电流高达 ± 250mA。LM27762 的工作电流仅为 390μA并且关断电流的典型值为 0.5μA,因此可为功率放大器、数模转换器 (DAC) 偏置以及其他大电流、低噪声、负电压应用提供理想性能。该器件采用小型解决方案尺寸,所需外部组件很少。

负电压由经过稳压的反相电荷泵生成,该电荷泵紧接一个低噪声、负电压 LDO。LM27762 器件的反相电荷泵在 2MHz(典型值)开关频率下运行,可减少输出阻抗和电压纹波。正电压由低噪声正电压 LDO 的输入生成。


LM27762 的正负电压输出配有专用使能输入。为满足特定的系统电源排序需要,这些输出支持独立的正负电源轨时序。使能输入也可短接在一起并与输入电压相连。LM27762 具有可选的电源正常功能。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
LM27762	WSON (12)	2.00mm x 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 简化电路原理图



Copyright © 2016, Texas Instruments Incorporated



		目录			
1	特性	1		7.4 Device Functional Modes	11
2	应用	1	8	Application and Implementation	12
3	说明	1		8.1 Application Information	12
4	修订历史记录			8.2 Typical Application	12
5	Pin Configuration and Functions		9	Power Supply Recommendations	17
6	Specifications		10		
	6.1 Absolute Maximum Ratings	4		10.1 Layout Guidelines	
	6.2 ESD Ratings			10.2 Layout Example	
	6.3 Recommended Operating Conditions		11	器件和文档支持	19
	6.4 Thermal Information			11.1 器件支持	19
	6.5 Electrical Characteristics			11.2 接收文档更新通知	19
	6.6 Typical Characteristics	6		11.3 社区资源	19
7	Detailed Description			11.4 商标	19
	7.1 Overview			11.5 静电放电警告	19
	7.2 Functional Block Diagram	9		11.6 Glossary	
	7.3 Feature Description		12	机械、封装和可订购信息	20

# 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision A (September 2016) to Revision B		
• 己添加 添加了 WEBENCH 链接	1	
Changes from Original (July 2016) to Revision A	Page	
Changes from Original (July 2016) to Revision A  - 已更改 标题中的"开关电容"至"充电泵"		



# **5 Pin Configuration and Functions**

DSS Package 12-Pin WSON With Thermal Pad Top View



### **Pin Functions**

PIN		TVDE	DECEDIPTION	
NAME	NUMBER	TYPE	DESCRIPTION	
C1+	10	Power	Positive terminal for C <sub>1</sub>	
C1–	9	Power	Negative terminal for C <sub>1</sub>	
СР	5	Power	Negative unregulated output voltage	
EN+	12	Input	Enable input for the positive LDO, Active high	
EN-	8	Input	Enable input for the charge pump and negative LDO, Active high	
FB+	2	Power	Feedback input. Connect FB+ to an external resistor divider between OUT+ and GND. <b>DO NOT</b> leave unconnected.	
FB-	7	Power	Feedback input. Connect FB– to an external resistor divider between OUT– and GND. <b>DO NOT</b> leave unconnected.	
GND	4	Ground	Ground	
OUT+	11	Power	Regulated positive output voltage	
OUT-	6	Power	Regulated negative output voltage	
PGOOD	1	Output	Power Good flag; open drain; Logic 0 = power good, Logic 1 = power not good. Connect to ground if not used.	
VIN	3	Power	Positive power supply input	
Thermal Pad	_	Ground	Ground. <b>DO NOT</b> leave unconnected.	



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

	MIN	MAX	UNIT
VIN to GND or GND to VOUT		5.8	V
EN+, EN-	GND - 0.3	V <sub>IN</sub>	V
CPOUT, OUT+ and OUT- , continuous output current		300	mA
OUT+, OUT- short-circuit duration to GND <sup>(3)</sup>		1	s
Continuous power dissipation <sup>(4)</sup>	Internally I	Internally limited	
$T_{JMAX}^{(4)}$		150	°C
Operating input voltage, V <sub>IN</sub>	2.7	5.5	V
Operating output current, I <sub>OUT</sub>	0	250	mA
Operating ambient temperature, T <sub>A</sub>	-40	85	°C
Operating junction temperature, T <sub>J</sub>	-40	125	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) If Military/Aerospace specified devices are required, contact the TI Sales Office/Distributors for availability and specifications.
- (3) OUT may be shorted to GND for one second without damage. However, shorting OUT to VIN may damage the device and must be avoided. Also, for temperatures above T<sub>A</sub> = 85°C, V<sub>OUT</sub> must not be shorted to GND or VIN or device may be damaged.
- (4) Internal thermal shutdown circuitry protects the device from damage.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating ambient temperature, T <sub>A</sub>	-40	85	°C
Operating junction temperature, T <sub>J</sub>	-40	125	°C

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DSS (WSON)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	62.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	25.6	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	9.2	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics


Typical limits apply for  $T_A$  = 25°C; minimum and maximum limits apply over the full temperature range. Unless otherwise specified  $V_{IN}$  = 5 V,  $C_{IN}$  =  $C_{OUT_+}$  =  $C_{OUT_-}$  = 2.2  $\mu$ F,  $C_1$  = 1  $\mu$ F,  $C_{POUT}$  = 4.7  $\mu$ F.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IQ	Supply current	Open circuit, no load, EN+, EN- connected to VIN. (1)		390		μΑ
I <sub>SD</sub>	Shutdown supply current			0.5	5	μΑ
$f_{SW}$	Switching frequency	V <sub>IN</sub> = 3.6 V	1.7	2	2.3	MHz
R <sub>NEG</sub>	Output resistance to C <sub>POUT</sub>	V <sub>IN</sub> = 5.5 V, I <sub>L</sub> = 100 mA		2.5		Ω
V <sub>LDO</sub> _	LDO dropout voltage	I <sub>L</sub> = 100 mA, V <sub>OUT</sub> = −5 V		30		mV
PSRR	Power supply rejection ratio, OUT-	I <sub>L</sub> = 100 mA, V <sub>OUT</sub> = −1.8 V, 10 kHz		50		dB
V <sub>N</sub> -	Output noise voltage	I <sub>L</sub> = 80 mA, 10 Hz to 100 kHz		22		$\mu V_{RMS}$
$V_{FB-}$	Feedback pin reference voltage		-1.238	-1.22	-1.202	V
	Adjustable output voltage	5.5 V ≥ V <sub>IN</sub> ≥ 2.7 V	-5		-1.5	V
$V_{\text{OUT-}}$	Load regulation	0 to 250 mA, V <sub>OUT</sub> = -1.8 V		34		μV/mA
	Line regulation	5 V ≥ V <sub>IN</sub> ≥ 2.7 V, I <sub>L</sub> = 50 mA		1.5		mV/V
$V_{LDO+}$	LDO dropout voltage	I <sub>L</sub> = 100 mA, V <sub>OUT</sub> = 5 V		45		mV
PSRR	Power supply rejection ratio, OUT+	I <sub>L</sub> = 100 mA, V <sub>OUT+</sub> = 1.8 V, 10 kHz		43		dB
V <sub>N+</sub>	Output noise voltage	I <sub>L</sub> = 80 mA, 10 Hz to 100 kHz		22		$\mu V_{RMS}$
V <sub>FB+</sub>	Feedback pin reference voltage		1.182	1.2	1.218	V
	Adjustable output voltage	5.5 V ≥ V <sub>IN</sub> ≥ 2.7 V	1.5		5	V
$V_{OUT+}$	Load regulation	0 to 250 mA, V <sub>OUT</sub> = 1.8 V		11		μV/mA
	Line regulation	5 V ≥ V <sub>IN</sub> ≥ 2.7 V, I <sub>L</sub> = 50 mA		1.9		mV/V
$V_{IH}$	Enable pin input voltage high	5.5 V ≥ V <sub>IN</sub> ≥ 2.7 V	1.2			V
$V_{IL}$	Enable pin input voltage low	5.5 V ≥ V <sub>IN</sub> ≥ 2.7 V			0.4	V

<sup>(1)</sup> When VIN = 5.5V charge pump may enter PWM mode in hot conditions.


# TEXAS INSTRUMENTS

# 6.6 Typical Characteristics





# Typical Characteristics (接下页)





# 7 Detailed Description


#### 7.1 Overview

The LM27762 low-noise inverting charge pump with both positive and negative LDOs delivers very low-noise adjustable positive and negative outputs between  $\pm 1.5$  V and  $\pm 5$  V. The output voltage levels of the positive and negative LDO are independently controllable with external resistors. Input voltage range of LM27762 is from 2.7 V to 5.5 V. Five low-cost capacitors are used in this circuit to provide up to  $\pm 250$  mA of output current. The LM27762 operates at 2-MHz (typical) switching frequency to reduce output resistance and voltage ripple. With an typical operating current of only 390  $\mu$ A and 0.5- $\mu$ A typical shutdown current, the LM27762 provides ideal performance for power amplifiers and DAC bias and other high-current, low-noise negative voltage needs.

The LM27762 device has an enable input (EN+) for the positive LDO and another enable input (EN-) for the negative charge pump and LDO. This supports independent timing for the positive and negative rails in system power sequence. Enable inputs can be also shorted together and connected to VIN. When LDO is disabled, output of the positive LDO has  $50\text{-k}\Omega$  pulldown to ground, and output of the negative LDO has  $50\text{-k}\Omega$  pullup to ground. The LM27762 has power good monitoring for OUT+ and OUT- outputs. The PGOOD pin is an opendrain output and requires an external pullup resistor. When Power Good feature is not used, PGOOD pin can be connected to ground.



# 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



# 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout

The LM27762 has an internal comparator that monitors the voltage at  $V_{IN}$  and forces the device into shutdown if the input voltage drops to 2.4 V. If the input voltage rises above 2.6 V, the LM27762 resumes normal operation.

#### 7.3.2 Input Current Limit

The LM27762 contains current limit circuitry that protects the device in the event of excessive input current and/or output shorts to ground. The charge pump and positive LDO both have 500 mA (typical) input current limit when the output is shorted directly to ground. When the LM27762 is current limiting, power dissipation in the device is likely to be quite high. In this event, thermal cycling is expected.

#### 7.3.3 PFM Operation

To minimize quiescent current during light load operation, the LM27762 allows PFM or pulse-skipping operation. By allowing the charge pump to switch less when the output current is low, the quiescent current drawn from the power source is minimized. The frequency of pulsed operation is not limited and can drop into the sub-2-kHz range when unloaded. As the load increases, the frequency of pulsing increases until it transitions to constant frequency. The fundamental switching frequency in the LM27762 is 2 MHz.

### 7.3.4 Output Discharge

In shutdown, the LM27762 actively pulls down on the outputs (OUT+, OUT-) of the device until the output voltage reaches GND.

#### 7.3.5 Power Good Output (PGOOD)

The LM27762 has monitoring for the OUT+ and OUT- output voltage levels and open-drain PGOOD output.

OUT- Don't care	PGOOD
Dan't care	
Dont care	High
Don't care	High
Don't care	Low
95% of target value	High
95% of target value	Low
Don't care	High
95% of target value	High
95% of target value	Low
(	Don't care 95% of target value 95% of target value

表 1. PGOOD (Active Low) Operation

#### 7.3.6 Thermal Shutdown

The LM27762 implements a thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to 150°C (typical), the device switches into shutdown mode. The LM27762 releases thermal shutdown when the junction temperature is reduced to 130°C (typical).

Thermal shutdown is most often triggered by self-heating, which occurs when there is excessive power dissipation in the device and/or insufficient thermal dissipation. The LM27762 device power dissipation increases with increased output current and input voltage. When self-heating brings on thermal shutdown, thermal cycling is the typical result. Thermal cycling is the repeating process where the part self-heats, enters thermal shutdown (where internal power dissipation is practically zero), cools, turns on, and then heats up again to the thermal shutdown threshold. Thermal cycling is recognized by a pulsing output voltage and can be stopped by reducing the internal power dissipation (reduce input voltage and/or output current) or the ambient temperature. If thermal cycling occurs under desired operating conditions, thermal dissipation performance must be improved to accommodate the power dissipation of the device.



#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

When enable pins (EN+, EN-) are low, both positive and negative outputs of LM27762 are disabled, and the device is in shutdown mode reducing the quiescent current to minimum level. In shutdown, the outputs of the LM27762 are pulled to ground (internal 50 k $\Omega$  between each OUT pin and ground).

#### 7.4.2 Enable Mode

Applying a voltage greater than 1.2 V to the EN+ pin enables the positive LDO. Applying a voltage greater than 1.2 V to the EN- pin enables the negative CP and LDO. When enabled, the positive and negative output voltages are equal to levels set by external resistors. Care must be taken to both the positive LDO and the inverting charge pump followed by negative LDO have enough headroom. Power Good ouput PGOOD indicates the status of OUT+ and OUT- voltage levels.



# 8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The LM27762 input voltage range is from 2.7 V to 5.5 V. The positive LDO provides a positive voltage configurable with external gain setting resistors  $R_1$ ,  $R_2$ . The low-noise charge-pump voltage converter inverts the input voltage V to a negative output voltage. Charge pump is followed by the negative LDO which regulates a negative output voltage configurable with external gain setting resistors  $R_3$ ,  $R_4$ . Output voltage range is  $\pm$  1.5 V to  $\pm$  5 V. When selecting input (VIN) and output (OUT+, OUT-) voltages ranges, headroom required by the charge pump and LDOs must to be considered. Charge-pump minimum headroom can be estimated based on the maximum load current and charge pump output resistance.

The device uses five low-cost capacitors to provide up to 250 mA of output current. The LM27762 operates at a 2-MHz oscillator frequency to reduce charge-pump output resistance and voltage ripple under heavy loads. When using the optional open-drain PGOOD feature, connect a 10-k $\Omega$  pullup resistor (R<sub>PU</sub>) to VIN. Connect pin to ground if PGOOD is not used.

# 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 12. LM27762 Typical Application



# Typical Application (接下页)

#### 8.2.1 Design Requirements

The following example describes powering an amplifier driving high impedance headphones. Input voltage is from a smart-phone battery. Amplifier is driving  $2\text{-V}_{\text{RMS}}$  to  $600\text{-}\Omega$  stereo headphones.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.3 V to 4.2 V
Output voltage	±3 V
Output current	10 mA (LM27762 capability 250 mA maximum)
C <sub>VIN</sub> , C <sub>OUT+</sub> , C <sub>OUT-</sub>	2.2 μF
C <sub>CP</sub>	4.7 μF
R <sub>PU</sub>	10 k $\Omega$ (optional, connect PGOOD pin to ground if feature is not used)

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM27762 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

# 8.2.2.2 Positive Low-Dropout Linear Regulator and OUT+ Voltage Setting

LM27762 features a low-dropout, linear positive voltage regulator (LDO). The LDO output is rated for a current of 250 mA. This LDO allows the device to provide a very low noise output, low output voltage ripple, high PSRR, and low line or load transient response.

The positive output voltage of the LM27762 is externally configurable. The value of  $R_1$  and  $R_2$  determines the output voltage setting. The output voltage can be calculated using  $\Delta \vec{x}$  1:


$$V_{OUT} = 1.2 \text{ V} \times (R_1 + R_2) / R_2 \tag{1}$$

The value for  $R_2$  must be no less than 50 k $\Omega$ .

#### 8.2.2.3 Charge-Pump Voltage Inverter

The main application of the LM27762 is to generate a regulated negative supply voltage. The voltage inverter circuit uses only three external capacitors, and the LDO regulator circuit uses one additional output capacitor.

The voltage inverter portion of the LM27761 contains four large CMOS switches which are switched in sequence to invert the input supply voltage. Energy transfer and storage are provided by external capacitors. 3 13 shows the voltage switches S2 and S4 are open. In the second time interval, S1 and S3 are open; at the same time, S2 and S4 are closed, and C<sub>1</sub> is charging C<sub>CP</sub>. After a number of cycles, the voltage across C<sub>CP</sub> is pumped into V<sub>IN</sub>. Because the anode of C<sub>CP</sub> is connected to ground, the output at the cathode of C<sub>CP</sub> equals  $-(V_{IN})$  when there is no load current. When a load is added, the output voltage drop is determined by the parasitic resistance (R<sub>DSON</sub> of the MOSFET switches and the equivalent series resistance (ESR) of the capacitors) and the charge transfer loss between the capacitors.



Copyright © 2016, Texas Instruments Incorporated

#### 图 13. Voltage Inverting Principle

The output characteristic of this circuit can be approximated by an ideal voltage source in series with a resistance. The voltage source equals  $-(V_{IN})$ . The output resistance  $R_{OUT}$  is a function of the ON resistance of the internal MOSFET switches, the oscillator frequency, the capacitance, and the ESR of  $C_1$  and  $C_{CP}$ . Because the switching current charging and discharging  $C_1$  is approximately twice as the output current, the effect of the ESR of the pumping capacitor  $C_1$  is multiplied by four in the output resistance. The charge-pump output capacitor  $C_{CP}$  is charging and discharging at a current approximately equal to the output current; therefore, its ESR only counts once in the output resistance. A good approximation of charge-pump  $R_{OUT}$  is shown in  $\Delta \vec{x}$  2:

$$R_{OUT} = (2 \times R_{SW}) + [1 / (f_{SW} \times C_1)] + (4 \times ESR_{C1}) + ESR_{CCP}$$

where

High capacitance and low-ESR ceramic capacitors reduce the output resistance.

### 8.2.2.4 Negative Low-Dropout Linear Regulator and OUT- Voltage Setting

At the output of the inverting charge-pump the LM27762 features a low-dropout, linear negative voltage regulator (LDO). The LDO output is rated for a current of 250 mA. This negative LDO allows the device to provide a very low noise output, low output voltage ripple, high PSRR, and low line or load transient response.

The negative output voltage of the LM27762 is externally configurable. The value of  $R_3$  and  $R_4$  determines the output voltage setting. The output voltage can be calculated using  $\Delta \vec{x}$  1:

$$V_{OIIT} = -1.22 \text{ V} \times (R_3 + R_4) / R_4$$
 (3)

The value for  $R_4$  must be no less than 50 k $\Omega$ .

# 8.2.2.5 External Capacitor Selection

The LM27762 requires 5 external capacitors for proper operation. Surface-mount multi-layer ceramic capacitors are recommended. These capacitors are small, inexpensive, and have very low ESR ( $\leq$  15 m $\Omega$  typical). Tantalum capacitors, OS-CON capacitors, and aluminum electrolytic capacitors generally are not recommended for use with the LM27762 due to their high ESR compared to ceramic capacitors.

For most applications, ceramic capacitors with an X7R or X5R temperature characteristic are preferable for use with the LM27762. These capacitors have tight capacitance tolerances (as good as  $\pm 10\%$ ) and hold their value over temperature (X7R:  $\pm 15\%$  over -55°C to +125°C; X5R  $\pm 15\%$  over -55°C to +85°C).



Using capacitors with a Y5V or Z5U temperature characteristic is generally not recommended for the LM27762. These capacitors typically have wide capacitance tolerance (80%, ....20%) and vary significantly over temperature (Y5V: 22%, -82% over  $-30^{\circ}$ C to  $+85^{\circ}$ C range; Z5U: 22%, -56% over  $10^{\circ}$ C to  $85^{\circ}$ C range). Under some conditions a  $1-\mu$ F-rated Y5V or Z5U capacitor could have a capacitance as low as  $0.1~\mu$ F. Such detrimental deviation is likely to cause Y5V and Z5U capacitors to fail to meet the minimum capacitance requirements of the LM27762.

Net capacitance of a ceramic capacitor decreases with increased DC bias. This degradation can result in lower-than-expected capacitance on the input and/or output, resulting in higher ripple voltages and currents. Using capacitors at DC bias voltages significantly below the capacitor voltage rating usually minimizes DC bias effects. Consult capacitor manufacturers for information on capacitor DC bias characteristics.

Capacitance characteristics can vary quite dramatically with different application conditions, capacitor types, and capacitor manufacturers. TI strongly recommends that the LM27762 circuit be evaluated thoroughly early in the design-in process with the mass-production capacitor of choice. This helps ensure that any such variability in capacitance does not negatively impact circuit performance.

#### 8.2.2.5.1 Charge-Pump Output Capacitor

In typical applications, Texas Instruments recommends a  $4.7-\mu F$  low-ESR ceramic charge-pump output capacitor ( $C_{CP}$ ). Different output capacitance values can be used to reduce charge pump ripple, shrink the solution size, and/or cut the cost of the solution. However, changing the output capacitor may also require changing the flying capacitor or input capacitor to maintain good overall circuit performance.

In higher-current applications, a  $10-\mu F$ , 10-V low-ESR ceramic output capacitor is recommended. If a small output capacitor is used, the output ripple can become large during the transition between PFM mode and constant switching. To prevent toggling, a  $2-\mu F$  capacitance is recommended. For example,  $10-\mu F$ , 10-V output capacitor in a 0402 case size typically has only  $2-\mu F$  capacitance when biased to 5~V.

#### 8.2.2.5.2 Input Capacitor

The input capacitor (C2) is a reservoir of charge that aids in a quick transfer of charge from the supply to the flying capacitors during the charge phase of operation. The input capacitor helps to keep the input voltage from drooping at the start of the charge phase when the flying capacitors are connected to the input. It also filters noise on the input pin, keeping this noise out of the sensitive internal analog circuitry that is biased off the input line.

Input capacitance has a dominant and first-order effect on the input ripple magnitude. Increasing (decreasing) the input capacitance results in a proportional decrease (increase) in input voltage ripple. Input voltage, output current, and flying capacitance also affects input ripple levels to some degree.

In typical applications, a  $4.7-\mu F$  low-ESR ceramic capacitor is recommended on the input. When operating near the maximum load of 250 mA, after taking into the DC bias derating, a minimum recommended input capacitance is 2  $\mu F$  or larger. Different input capacitance values can be used to reduce ripple, shrink the solution size, and/or cut the cost of the solution.

#### 8.2.2.5.3 Flying Capacitor

The flying capacitor ( $C_1$ ) transfers charge from the input to the output. Flying capacitance can impact both output current capability and ripple magnitudes. If flying capacitance is too small, the LM27762 may not be able to regulate the output voltage when load currents are high. On the other hand, if the flying capacitance is too large, the flying capacitor might overwhelm the input and charge pump output capacitors, resulting in increased input and output ripple.

In typical high-current applications,  $0.47-\mu F$  or  $1-\mu F$  10-V low-ESR ceramic capacitors are recommended for the flying capacitors. Polarized capacitors (tantalum, aluminum, electrolytic, etc.) must not be used for the flying capacitor, as they could become reverse-biased during LM27762 operation.

#### 8.2.2.5.4 LDO Output Capacitor

The LDO output capacitor (COUT+, COUT-) value and the ESR affect stability, output ripple, output noise, PSRR and transient response. The LM27762 only requires the use of a 2.2-µF ceramic output capacitor for stable operation. For typical applications, a 2.2-µF ceramic output capacitor located close to the output is sufficient.



#### 8.2.2.6 Power Dissipation

The allowed power dissipation for any package is a measure of the ability of the device to pass heat from the junctions of the device to the heatsink and the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum allowable power dissipation can be calculated by 公式 4:

$$P_{D-MAX} = (T_{J-MAX} - T_A) / R_{\theta JA}$$
(4)

The actual power being dissipated in the device can be represented by 公式 5:

$$P_{D} = P_{IN} - P_{OUT} = V_{IN} \times (-I_{OUT-} + I_{OUT+} + I_{Q}) - (V_{OUT+} \times I_{OUT+} + V_{OUT-} \times I_{OUT-})$$
(5)

公式 4 and 公式 5 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These equations must be used to determine the optimum operating conditions for the device in a given application.

In lower power dissipation applications the maximum ambient temperature ( $T_{A-MAX}$ ) may be increased. In higher power dissipation applications the maximum ambient temperature( $T_{A-MAX}$ ) may have to be derated.  $T_{A-MAX}$  can be calculated using 公式 6:

$$T_{A-MAX} = T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX})$$


where


- $T_{J-MAX-OP}$  = maximum operating junction temperature (125°C)
- P<sub>D-MAX</sub> = the maximum allowable power dissipation
- R<sub>θ,IA</sub> = junction-to-ambient thermal resistance of the package

Alternately, if  $T_{A-MAX}$  cannot be derated, the power dissipation value must be reduced. This can be accomplished by reducing the input voltage as long as the minimum  $V_{IN}$  is not violated, or by reducing the output current, or some combination of the two.

#### 8.2.3 Application Curves

Refer also to Typical Characteristics







# 9 Power Supply Recommendations

The LM27762 is designed to operate from an input voltage supply range between 2.7 V and 5.5 V. This input supply must be well regulated and capable of supplying the required input current. If the input supply is located far from the LM27762, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

# 10 Layout

#### 10.1 Layout Guidelines

The high switching frequency and large switching currents of the LM27762 make the choice of layout important. Use the following steps as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range:

- Place C<sub>IN</sub> on the top layer (same layer as the LM27762) and as close as possible to the device. Connecting
  the input capacitor through short, wide traces to both the VIN and GND pins reduces the inductive voltage
  spikes that occur during switching, which can corrupt the VIN line.
- Place C<sub>CPOUT</sub> on the top layer (same layer as the LM27762) and as close as possible to the VOUT and GND pins. The returns for both C<sub>IN</sub> and C<sub>CPOUT</sub> must come together at one point, as close as possible to the GND pin. Connecting C<sub>CPOUT</sub> through short, wide traces reduces the series inductance on the VCPOUT and GND pins that can corrupt the VCPOUT and GND lines and cause excessive noise in the device and surrounding circuitry.
- Place C<sub>1</sub> on top layer (same layer as the LM27762) and as close as possible to the device. Connect the flying capacitor through short, wide traces to both the C1+ and C1- pins.
- Place C<sub>OUT+</sub>, C<sub>OUT-</sub> on the top layer (same layer as the LM27762) and as close to the respective OUT pin as possible. For best performance the ground connection for C<sub>OUT</sub> must connect back to the GND connection at the thermal pad of the device.
- Place R<sub>1</sub> to R<sub>4</sub> on the top layer (same layer as LM27762) and as close as possible to the respective FB pin.
   For best performance the ground connection of R<sub>2</sub>, R<sub>4</sub> must connect back to the GND connection at the thermal pad of the device.

Connections using long trace lengths, narrow trace widths, or connections through vias must be avoided. These add parasitic inductance and resistance that results in inferior performance, especially during transient conditions.



# 10.2 Layout Example




图 16. LM27762 Layout Example (Note: Pullup resistor for PGOOD not shown in example.)



# 11 器件和文档支持

# 11.1 器件支持

• 《使用 LM27762EVM 评估模块》

#### 11.1.1 开发支持

# 11.1.1.1 使用 WEBENCH® 工具创建定制设计

请单击此处,使用 LM27762 器件并借助 WEBENCH® 电源设计器创建定制设计。

- 1. 在开始阶段键入输出电压  $(V_{IN})$ 、输出电压  $(V_{OUT})$  和输出电流  $(I_{OUT})$  要求。
- 2. 使用优化器拨盘优化关键设计参数,如效率、封装和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com/WEBENCH。

### 11.2 接收文档更新通知

要接收文档更新通知,请导航至德州仪器 Tl.com.cn 上的器件产品文件夹。请单击右上角的通知我进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 71 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

# 11.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参阅左侧的导航栏。

www.ti.com 4-Aug-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LM27762DSSR	Active	Production	WSON (DSS)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L27762
LM27762DSSR.A	Active	Production	WSON (DSS)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L27762
LM27762DSSRG4	Active	Production	WSON (DSS)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L27762
LM27762DSSRG4.A	Active	Production	WSON (DSS)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L27762
LM27762DSST	Active	Production	WSON (DSS)   12	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L27762
LM27762DSST.A	Active	Production	WSON (DSS)   12	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L27762

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 4-Aug-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM27762DSSR	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
LM27762DSSRG4	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
LM27762DSST	WSON	DSS	12	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 18-Jun-2025



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM27762DSSR	WSON	DSS	12	3000	210.0	185.0	35.0
LM27762DSSRG4	WSON	DSS	12	3000	210.0	185.0	35.0
LM27762DSST	WSON	DSS	12	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209244/D





PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司