

QUAD DIFFERENTIAL COMPARATOR


Check for Samples: LM239A-EP

FEATURES

- Wide Supply Ranges
 - Single Supply: 2 V to 36 V (Tested to 30 V for Non-V Devices and 32 V for V-Suffix Devices)
 - Dual Supplies: ±1 V to ±18 V
 (Tested to ±15 V for Non-V Devices and ±16 V for V-Suffix Devices)
- Low Supply-Current Drain Independent of Supply Voltage: 0.8 mA (Typ)
- Low Input Bias Current: 25 nA (Typ)
- Low Input Offset Current: 5 nA (Typ)
- Low Input Offset Voltage: 2 mV (Typ)
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Custom temperature ranges available

DESCRIPTION/ORDERING INFORMATION

These devices consist of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible, as long as the difference between the two supplies is 2 V to 36 V, and V_{CC} is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION⁽¹⁾


T _A	PACKAGI	E ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	SOP - D	Tape and reel	LM239AQDREP	LM239AEP
FF°C to 10F°C	SOP - D	Tape and reel	LM239AMDREP	LM239AME
–55°C to 125°C	TSSOP - PW	Tape and reel	LM239AMPWREP	LM239AE

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

SYMBOL (EACH COMPARATOR)



SCHEMATIC (EACH COMPARATOR)



All current values shown are nominal.



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		36	V
V_{ID}	Differential input voltage ⁽³⁾		±36	V
VI	Input voltage range (either input)	-0.3	36	V
Vo	Output voltage		36	V
Io	Output current		20	mA
	Duration of output short circuit to ground (4)	U	nlimited	
θ_{JA}	Package thermal impedance, junction to free air ⁽⁵⁾ (6)		86	°C/W
TJ	Operating virtual-junction temperature		136	°C
	Lead temperature 1,6 mm (1/16 in) from case for 10 s		260	°C
T _{stg}	Storage temperature range ⁽⁷⁾	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Copyright © 2003–2010, Texas Instruments Incorporated

Submit Documentation Feedback

⁽²⁾ All voltage values, except differential voltages, are with respect to network ground.

⁽³⁾ Differential voltages are at IN+ with respect to IN-.

⁽⁴⁾ Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

⁽⁵⁾ Maximum power dissipation is a function of T_J (max), θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J \text{ (max)} - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

⁽⁶⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽⁷⁾ Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.



ELECTRICAL CHARACTERISTICS

at specified free-air temperature, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER	TEST COM	NDITIONS ⁽¹⁾	T _A ⁽²⁾	MIN	TYP	MAX	UNIT	
		V _{CC} = 5 V to 30	V,	25°C		1	2.5		
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR} \text{ min},$ $V_{O} = 1.4 \text{ V}$		Full range			5.5	mV	
	Input offset current	V _O = 1.4 V		25°C		5	50	A	
I _{IO}	input onset current	V _O = 1.4 V		Full range			150	nA	
	lanut bina numant	V 4.4V				-25	-250		
I _{IB}	Input bias current	$V_0 = 1.4 \text{ V}$		Full range			-400	nA	
	Common-mode input-voltage			25°C	0 to V _{CC} - 1.5			.,	
V _{ICR}	range ⁽³⁾			Full range	0 to V _{CC} - 2			V	
A _{VD}	Large-signal differential-voltage amplification	$V_{CC} = 15 \text{ V}, V_{O} = 15 \text{ k}\Omega \text{ to } V_{C}$	= 1.4 V to 11.4 V,	25°C	50	200		V/mV	
	Lligh lovel cutout current	V 4.V	V _{OH} = 5 V	25°C		0.1	50	nA	
I _{OH}	High-level output current	$V_{ID} = 1 V$	V _{OH} = 30 V	Full range			1	μΑ	
.,	Law L			25°C		150	400		
V_{OL}	Low-level output voltage	$V_{ID} = -1 V$,	$I_{OL} = 4 \text{ mA}$	Full range			700	mV	
I _{OL}	Low-level output current	$V_{ID} = -1 \text{ V}, \qquad V_{OL} = 1.5 \text{ V}$		25°C	6	16		mA	
I _{CC}	Supply current (four comparators)	V _O = 2.5 V,	No load	25°C		0.8	2	mA	

- (1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (2) Full range (MIN to MAX) for LM139 and LM139A is –55°C to 125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (3) The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V_{CC+} 1.5 V; however, one input can exceed V_{CC}, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30 V without damage.

SWITCHING CHARACTERISTICS

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$


PARAMETER	TEST CO	TYP	UNIT	
Response time	R _L connected to 5 V through 5.1 kΩ,	100-mV input step with 5-mV overdrive	1.3	_
	$C_L = 15 \text{ pF}^{(1)}$ (2)	TTL-level input step	0.3	μS

- (1) C_L includes probe and jig capacitance.
- (2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

Submit Documentation Feedback




TYPICAL CHARACTERISTICS




V_{cc} - Supply Voltage - V

SUPPLY CURRENT

INPUT BIAS CURRENT vs SUPPLY VOLTAGE



OUTPUT SATURATION VOLTAGE






TYPICAL CHARACTERISTICS (continued)

RESPONSE TIME FOR VARIOUS OVERDRIVES NEGATIVE TRANSITION

Overdrive = 5 mV Overdrive = 20 mV Overdrive = 100 mV Overdrive = 100 mV 1 -0.3 0 0.25 0.5 0.75 1 1.25 1.5 1.75 2 2.25 t - Time - μs

RESPONSE TIME FOR VARIOUS OVERDRIVES POSITIVE TRANSITION



www.ti.com 30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LM239AMDREP	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AME
LM239AMDREP.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AME
LM239AMPWREP	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AE
LM239AMPWREP.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AE
LM239AQDREP	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM239AEP
LM239AQDREP.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM239AEP
V62/03672-01XE	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM239AEP
V62/03672-02XE	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AME
V62/03672-02YE	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AE

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM239A-EP:

Catalog : LM239A

Automotive : LM239A-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM239AMDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239AMPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM239AQDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM239AMDREP	SOIC	D	14	2500	353.0	353.0	32.0
LM239AMPWREP	TSSOP	PW	14	2000	353.0	353.0	32.0
LM239AQDREP	SOIC	D	14	2500	340.5	336.1	32.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated