







TEXAS INSTRUMENTS

LM2103 ZHCSOZ8A – APRIL 2023 – REVISED AUGUST 2023

## LM2103 具有 8V UVLO、死区时间和反相输入引脚的 107V、0.5A/0.8A 半桥栅极驱动器

## 1 特性

- 可驱动两个采用半桥配置的 N 沟道 MOSFET
- 8-V GVDD 上的典型欠压锁定
- BST 上的最大绝对电压为 107V
- SH 上的 –19.5V 绝对最大负瞬态电压处理
- 0.5A/0.8A 峰值拉电流/灌电流
- 典型固定内部死区时间为 475ns
- 内置跨导保护
- 115ns 典型传播延迟
- 反相输入引脚 INL

### 2 应用

- 无刷直流 (BLDC) 电机
- 永磁同步电机 (PMSM)
- 伺服和步进电机驱动器
- 无线真空吸尘器
- 无线园艺工具和电动工具
- 电动自行车和电动踏板车
- 电池测试设备
- 离线不间断电源 (UPS)
- 通用 MOSFET 或 IGBT 驱动器

### 3 说明


LM2103 是一款紧凑型高压栅极驱动器,专为驱动采用 同步降压或半桥配置的高侧和低侧 N 沟道 MOSFET 而 设计。 INL 反相输入允许在双路或单路 PWM 输入应 用中使用驱动器。

SH 引脚具有固定死区时间以及 –1V 直流和 –19.5V 瞬态负电压处理能力,可提升高噪声应用中的系统稳健性。LM2103 采用与业界通用引脚排列兼容的 8 引脚 SOIC 封装。在低侧和高侧电源轨上均提供欠压锁定 (UVLO) 功能,以在上电和断电期间提供保护。

器件信息

器件型号	<b>封装</b> <sup>(1)</sup>	封装尺寸(标称值)					
LM2103	D ( SOIC , 8 )	4.90mm × 3.91mm					

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版应用示意图



## **Table of Contents**

1	特性	1
	应用	1
	说明	1
4	Revision History	2
5	Pin Configuration and Functions	3
6	Specifications	4
	6.1 Absolute Maximum Ratings	4
	6.2 ESD Ratings	4
	6.3 Recommended Operating Conditions	4
	6.4 Thermal Information	4
	6.5 Electrical Characteristics	5
	6.6 Switching Characteristics	5
	6.7 Timing Diagrams	6
	6.8 Typical Characteristics	7
7	Detailed Description10	C
	7.1 Overview	0
	7.2 Functional Block Diagram10	0
	7.3 Feature Description	

7.4 Device Functional Modes	12
8 Application and Implementation	12
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	20
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Device Support	22
11.2 Documentation Support	
11.4 支持资源	
11.5 Trademarks	
11.6 静电放电警告	
11.7 术语表	
12 Mechanical, Packaging, and Orderable	
Information	

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

Cł	hanges from Revision * (April 2023) to Revision A (August 2023)	Page
•	将私下发布预告信息更改为公开发布量产数据	1



## **5** Pin Configuration and Functions




图 5-1. D Package, 8-Pin SOIC (Top View)

#### 表 5-1. Pin Functions

	PIN		DESCRIPTION
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION
1	GVDD	Р	Gate driver positive supply rail. Locally decouple to ground using low ESR and ESL capacitor located as close to IC as possible.
2	INH	I	High-side control input. The INH input is compatible with TTL and CMOS input thresholds. Unused INH input must be tied to ground and not left open.
3	INL	I	Low-side control input. The inverting $\overline{\text{INL}}$ input is compatible with TTL and CMOS input thresholds. Unused $\overline{\text{INL}}$ input must be tied to GVDD and not left open.
4	GND	G	Ground. All signals are referenced to this ground.
5	GL	0	Low-side gate driver output. Connect to the gate of the low-side MOSFET or one end of external gate resistor, when used.
6	SH	Р	High-side source connection. Connect to the negative terminal of the bootstrap capacitor and to the source of the high-side MOSFET.
7	GH	0	High-side gate driver output. Connect to the gate of the high-side MOSFET or one end of external gate resistor, when used.
8	BST	Р	High-side gate driver positive supply rail. Connect the positive terminal of the bootstrap capacitor to BST and the negative terminal of the bootstrap capacitor to SH. The bootstrap capacitor must be placed as close to IC as possible.

(1) G = Ground, I = Input, O = Output, and P = Power



## **6** Specifications

### 6.1 Absolute Maximum Ratings

Over operating junction temperature range and all voltages are with respect to GND (unless otherwise noted).<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>GVDD</sub>	Low-side supply voltage		-0.3	19.5	V
$V_{\rm BST}$ to $V_{\rm SH}$	High-side supply voltage		-0.3	19.5	V
V <sub>INL</sub> , V <sub>INH</sub>	Input voltages on INL and INH		-0.3	19.5	V
V <sub>GL</sub>	Output voltage on GL		-0.3	GVDD + 0.3	V
V <sub>GH</sub>	Output voltage on GH		V <sub>SH</sub> - 0.3	V <sub>BST</sub> + 0.3	V
V	Voltage on SH	DC	-1	95	V
V <sub>SH</sub>	Repetitive pulse < 100 ns <sup>(2)</sup>	-19.5	95	v	
V <sub>BST</sub>	Voltage on BST	•	V <sub>SH</sub>	107	V
TJ	Junction temperature		-40	125	°C
T <sub>stg</sub>	Storage temperature	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Values are verified by characterization and are not production tested.

### 6.2 ESD Ratings

				VALUE	UNIT
			Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	
V	(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating junction temperature range and all voltages are with respect to GND (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V <sub>GVDD</sub>	Supply voltage	9	12	18	V
VINL, VINH	Input Voltage Range	0		V <sub>GVDD</sub> + 0.3	V
V <sub>BST</sub>	Voltage on BST	V <sub>SH</sub> + 9		105	V
V <sub>SH</sub>	Voltage on SH (DC)	-1		$V_{BST} - V_{GVDD}$	V
V <sub>SH</sub>	Voltage on SH (repetitive pulse < 100 ns) <sup>(1)</sup>	-18		$V_{BST} - V_{GVDD}$	V
SR <sub>SH</sub>	Voltage slew rate on SH			50	V/ns
TJ	Operating junction temperature	-40		125	°C

(1) Values are verified by characterization and are not production tested.

### 6.4 Thermal Information

		LM2103	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	133.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	75.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	76.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	25.5	°C/W



### 6.4 Thermal Information (continued)

		LM2103	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
Ψјв	Junction-to-board characterization parameter	75.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## **6.5 Electrical Characteristics**

 $V_{GVDD}$  =  $V_{BST}$  = 12 V, GND =  $V_{SH}$  = 0 V, No Load on GL or GH, T<sub>J</sub> = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CU	RRENTS	· · · · · · · · · · · · · · · · · · ·				
I <sub>GVDD</sub>	GVDD quiescent current	V <sub>INL</sub> = 3 V, V <sub>INH</sub> = 0 V		430		μA
I <sub>DDO</sub>	GVDD operating current	f = 50 kHz, C <sub>LOAD</sub> = 0		0.56		mA
I <sub>BST</sub>	Total BST quiescent current	V <sub>INL</sub> = 3 V, V <sub>INH</sub> = 0 V, VDD = 12 V		150		uA
I <sub>BSTO</sub>	Total BST operating current	f = 50 kHz, C <sub>LOAD</sub> = 0		0.16		mA
I <sub>BSTS</sub>	BST to GND quiescent current	V <sub>SH</sub> = V <sub>BST</sub> = 95 V, GVDD = 12 V		33.3		μA
I <sub>BSTO</sub>	BST to GND operating current	f = 50 kHz, C <sub>LOAD</sub> = 0		0.07		mA
INPUT	•	· · ·				
V <sub>HIT</sub>	Input voltage high threshold	-40°C to 125°C		1.45	2	V
V <sub>LIT</sub>	Input voltage low threshold	-40°C to 125°C	0.8	1.35		V
V <sub>IHYS</sub>	Input voltage hysteresis			0.15		V
R <sub>INH</sub>	INH input pulldown resistance	V <sub>INH</sub> = 3 V		200		kΩ
R <sub>INL</sub>	INL input pullup resistance	V <sub>INL</sub> = 0 V		200		kΩ
UNDERVOL	TAGE PROTECTION (UVLO)	1 I			1	
V <sub>GVDDR</sub>	GVDD rising threshold	V <sub>GVDDR</sub> = V <sub>GVDD</sub> - GND, -40°C to 125°C		8.15	8.75	V
V <sub>GVDDF</sub>	GVDD falling threshold	$V_{GVDDF} = V_{GVDD} - GND, -40^{\circ}C \text{ to } 125^{\circ}C$	6.75	7.7		V
V <sub>GVDDHYS</sub>	GVDD threshold hysteresis			0.45		V
V <sub>BSTR</sub>	VBST rising threshold	V <sub>BSTR</sub> = V <sub>BST</sub> - V <sub>SH</sub> , -40°C to 125°C		7.6	8.5	V
V <sub>BSTF</sub>	VBST falling threshold	V <sub>BSTF</sub> = V <sub>BST</sub> - V <sub>SH</sub> , -40°C to 125°C	6.25	7.15		V
V <sub>BSTHYS</sub>	VBST threshold hysteresis			0.45		V
LO GATE D	RIVER	1 I			I	
V <sub>GL_L</sub>	Low level output voltage	$I_{GL}$ = 100 mA, $V_{GL_L}$ = $V_{GL}$ – GND		0.25		V
V <sub>GL_H</sub>	High level output voltage	$I_{GL}$ = -100 mA, $V_{GL_H}$ = $V_{GVDD} - V_{GL}$		0.8		V
	Peak pullup current <sup>(1)</sup>	V <sub>GL</sub> = 0V		0.5		А
	Peak pulldown current <sup>(1)</sup>	V <sub>GL</sub> = 12V		0.8		Α
HO GATE D	RIVER				I	
V <sub>GH_L</sub>	Low level output voltage	$I_{GH}$ = 100 mA, $V_{GH_L}$ = $V_{GH} - V_{SH}$		0.25		V
V <sub>GH_H</sub>	High level output voltage	$I_{GH}$ = -100 mA, $V_{GH_H}$ = $V_{BST}$ - $V_{GH}$		0.8		V
	Peak pullup current <sup>(1)</sup>	V <sub>GH</sub> = 0V		0.5		А
	Peak pulldown current <sup>(1)</sup>	V <sub>GH</sub> = 12V		0.8		А

(1) Parameter not tested in production.

### 6.6 Switching Characteristics

 $V_{GVDD}$  =  $V_{BST}$  = 12 V, GND =  $V_{SH}$  = 0 V, No Load on GL or GH,  $T_J$  = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROP	AGATION DELAYS					
t <sub>DLRF</sub>	$V_{\text{INL}}$ rising to $V_{\text{GL}}$ falling	$V_{INL}$ = 0 V to 3 V, $C_{LOAD}$ = 0 pF. Time from 50% of the input to 90% of the output.		115		ns

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback 5



## 6.6 Switching Characteristics (continued)

 $V_{GVDD} = V_{BST} = 12 \text{ V}, \text{ GND} = V_{SH} = 0 \text{ V}, \text{ No Load on GL or GH}, T_J = 25^{\circ}\text{C}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>DHFF</sub>	V <sub>INH</sub> falling to V <sub>GH</sub> falling	$V_{INH}$ = 3 V to 0 V, $C_{LOAD}$ = 0 pF. Time from 50% of the input to 90% of the output.			
t <sub>DLFR</sub>	$V_{\text{INL}}$ falling to $V_{\text{GL}}$ rising	$V_{INL}$ = 3 V to 0 V, $C_{LOAD}$ = 0 pF. Time from 50% of the input to 10% of the output.			ns
t <sub>DHRR</sub>	$V_{\text{INH}}$ rising to $V_{\text{GH}}$ rising	$V_{INH} = 0 V$ to 3 V, $C_{LOAD} = 0 pF$ . Time from 50% of the input to 10% of the output.			ns
DEADTIN	1E	· · ·			
t <sub>DT</sub>	Internal Deadtime			475	ns
OUTPUT	RISE AND FALL TIME	· · ·			
t <sub>R_GL</sub>	GL	C <sub>LOAD</sub> = 1000 pF		28	ns
t <sub>R_GH</sub>	GH	C <sub>LOAD</sub> = 1000 pF		28	ns
t <sub>F_GL</sub>	GL	C <sub>LOAD</sub> = 1000 pF		18	ns
t <sub>F_GH</sub>	GH	C <sub>LOAD</sub> = 1000 pF		18	ns

## 6.7 Timing Diagrams





图 6-1. Timing Definition Diagram




## 6.8 Typical Characteristics

Unless otherwise specified,  $V_{GVDD} = V_{BST} = 12$  V, GND =  $V_{SH} = 0$  V, No Load on GL or GH,  $T_J = 25^{\circ}$ C.




LM2103 ZHCSOZ8A – APRIL 2023 – REVISED AUGUST 2023












## 7 Detailed Description

## 7.1 Overview

The LM2103 is a high-voltage gate driver designed to drive both the high-side and the low-side N-channel FETs in a synchronous buck or a half-bridge configuration. The two outputs are independently controlled with two TTL-compatible input signals, with an exception to prevent cross conduction when INH is high and INL is low at the same time. The device can also work with CMOS type control signals at its inputs as long as the signals meet the turn-on and turn-off threshold specifications of the LM2103. The floating high-side driver is capable of working with a recommended BST voltage up to 105 V. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high-side gate driver. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Start-Up and UVLO

Both the high-side and the low-side driver stages include UVLO protection circuitry which monitors the supply voltage ( $V_{GVDD}$ ) and the bootstrap capacitor voltage ( $V_{BST-SH}$ ). The UVLO circuit inhibits each output until sufficient supply voltage is available to turn on the external MOSFETs, and the built-in UVLO hysteresis prevents chattering during supply voltage variations. When the supply voltage is applied to the GVDD pin of the device, both outputs are held low until  $V_{GVDD}$  exceeds the UVLO threshold, typically 8 V. Any UVLO condition on the bootstrap capacitor ( $V_{BST-SH}$ ) disables only the high-side output (GH).

CONDITION (V <sub>BST-SH</sub> > V <sub>BSTR</sub> )	INH	INL	GH	GL				
	Н	L	L	L				
$V_{\rm cND} < V_{\rm cND}$	L	н	L	L				
$V_{GVDD}$ – GND < $V_{GVDDR}$ during device start-up	Н	н	L	L				
	L	L	L	L				
	Н	L	L	L				
	L	н	L	L				
$V_{GVDD}$ – GND < $V_{GVDDR}$ – $V_{DDHYS}$ after device start-up	Н	н	L	L				
	L	L	L	L				

### 表 7-1. GVDD UVLO Logic Operation

CONDITION (V <sub>GVDD</sub> > V <sub>GVDDR</sub> )	INH	INL	GH	GL				
	Н	L	L	Н				
V cV during device start up	L	Н	L	L				
V <sub>BST-SH</sub> < V <sub>BSTR</sub> during device start-up	Н	Н	L	L				
	L	L	L	Н				
	Н	L	L	Н				
$\lambda = - \lambda = \lambda = - \lambda$	L	Н	L	L				
$V_{BST-SH} < V_{BSTR} - V_{BSTHYS}$ after device start-up	Н	Н	L	L				
	L	L	L	Н				

## 表 7-2. BST UVLO Logic Operation

#### 7.3.2 Input Stages

The  $\overline{INL}$  and INH inputs operate independent of each other, with an exception to prevent cross conduction when INH is high and  $\overline{INL}$  is low at the same time. Under such condition, the device turns OFF both the high-side and the low-side outputs to prevent shoot-through. The device has built-in fixed dead time with a typical value of 475 ns. A small filter at each of the inputs of the driver further improves system robustness in noise-prone applications. The INH input has an internal pulldown resistor and the  $\overline{INL}$  input has an internal pullup resistor both with typical value of 200 k $\Omega$ . Thus, when the inputs are floating, the outputs are held low.




图 7-1. Cross Conduction Prevention and Deadtime Insertion

#### 7.3.3 Level Shift

The level shift circuit is the interface from the high-side input, which is a GND referenced signal, to the high-side driver stage, which is referenced to the switch node (SH). The level shift allows control of the GH output which is referenced to the SH pin and provides excellent delay matching with the low-side driver.



#### 7.3.4 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance, and high peak current capability of both outputs allow for efficient switching of the power MOSFETs. The low-side output stage is referenced to GND and the high-side is referenced to SH.

#### 7.3.5 SH Transient Voltages Below Ground

In most applications, the body diode of the external low-side power MOSFET clamps the SH node to ground. In some situations, board capacitance and inductance can cause the SH node to transiently swing several volts below ground, before the body diode of the external low-side MOSFET clamps this swing. The SH pin in the LM2103 is allowed to swing below ground as long as specifications are not violated and conditions mentioned in this section are followed.

SH must always be at a lower potential than GH. Pulling GH more negative than specified conditions can activate parasitic transistors which may result in excessive current flow from the BST supply. This may result in damage to the device. The same relationship is true with GL and GND. If necessary, a Schottky diode can be placed externally between GH and SH or GL and GND to protect the device from this type of transient. The diode must be placed as close to the device pins as possible in order to be effective.

Low ESR bypass capacitors from BST to SH and from GVDD to GND are essential for proper operation of the gate driver device. The capacitor should be located at the leads of the device to minimize series inductance. The peak currents from GL and GH can be quite large. Any series inductance with the bypass capacitor causes voltage ringing at the leads of the device which must be avoided for reliable operation.

#### 7.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See  $\ddagger$  7.3.1 for more information on UVLO operation mode. In normal mode, when the V<sub>GVDD</sub> and V<sub>BST-SH</sub> are above UVLO threshold, the output stage is dependent on the states of the INH and  $\overline{INL}$  pins. The outputs GH and GL will be low if input state is floating.

INH	INL	GH <sup>(1)</sup>	GL <sup>(2)</sup>
L	L	L	Н
L	н	L	L
Н	L	L	L
Н	Н	Н	L
Floating	Floating	L	L

#### 表 7-3. Input/Output Logic in Normal Mode of Operation

(1) GH is measured with respect to SH.

(2) GL is measured with respect to GND.

## 8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

To operate power MOSFETs at high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level-shift circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) to



fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN and PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers can also minimize the effect of high-frequency switching noise by being placed physically close to the power switch. Additionally, gate drivers can drive gate-drive transformers and control floating power-device gates, reducing the controller's power dissipation and thermal stress by moving the gate-charge power losses into the driver.

### 8.2 Typical Application




图 8-1. LM2103 Driving MOSFETs in a Half-Bridge Converter



#### 8.2.1 Design Requirements

表 8-1 lists the design parameters of the LM2103.

表 8-1. Design Example						
PARAMETER	VALUE					
Gate Driver	LM2103					
MOSFET	CSD19534KCS					
V <sub>DD</sub>	12 V					
Q <sub>G</sub>	17 nC					
f <sub>SW</sub>	50 kHz					

## 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Select External Bootstrap Diode and Its Series Resistor

An external bootstrap diode between GVDD pin and BST pin is required to allow the bootstrap capacitor to be charged from GVDD pin every cycle when the low-side MOSFET turns on. The charging of the capacitor involves high-peak currents, and therefore, transient power dissipation in the bootstrap diode may be significant. The reverse recovery time of the bootstrap diode must be very small to achieve a reduction in reverse recovery losses. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver and must be considered in calculation the gate driver's power dissipation.

In order to minimize losses associated with the reverse recovery properties of the diode and ground noise bouncing, a fast recovery diode or Schottky diode with low forward voltage drop and low junction capacitance is recommended. Using Schottky diodes reduce the risk associated with charge supplied back to the gate driver supply from the bootstrap capacitor and minimize leakage current. When the SH pin (switch node) is pulled to a higher voltage, the diode must be able reverse bias fast enough to block any charges from the bootstrap capacitor to the GVDD supply. This bootstrap diode should be carefully chosen such that it is capable of handling the peak transient currents during start-up, and such that its voltage rating is higher than the system DC-link voltage with enough margins.

A bootstrap resistor  $R_{BOOT}$  in series with the bootstrap diode is recommended to reduce the inrush current in  $D_{BOOT}$  and limit the ramp up slew rate of voltage of  $V_{BST-SH}$  during each switching cycle, especially when the SH pin has excessive negative transient voltage.  $R_{BOOT}$  recommended value is between 2  $\Omega$  and 10  $\Omega$  depending on diode selection. A current limiting resistor of 2.2  $\Omega$  is selected to limit inrush current of bootstrap diode, and the estimated peak current on the  $D_{Boot}$  is shown in 5 Rest. 1.

$$I_{\text{Dboot}(\text{pk})} = \frac{V_{\text{GVDD}} - V_{\text{DH}}}{R_{\text{BOOT}}} = \frac{12V - 1V}{2.2\Omega} = 5A$$
(1)

where

• V<sub>DH</sub> is the bootstrap diode forward voltage drop

#### 8.2.2.2 Select Bootstrap and GVDD Capacitor

The bootstrap capacitor must maintain the  $V_{BST-SH}$  voltage above the UVLO threshold for normal operation. Calculate the maximum allowable drop across the bootstrap capacitor with 方程式 2.

$$\Delta V_{BST} = V_{GVDD} - V_{DH} - V_{BSTL} = 12V - 1V - 7.75V = 3.25V$$
(2)

where

- V<sub>GVDD</sub> = Supply voltage of the gate drive IC
- V<sub>DH</sub> = Bootstrap diode forward voltage drop
- V<sub>BSTL</sub> = BST falling threshold (V<sub>BSTR(max)</sub> V<sub>BSTHYS</sub>)

Then, the total charge needed per switching cycle is estimated by 方程式 3.



$$Q_{\text{TOTAL}} = Q_{\text{G}} + I_{\text{BSTS}} \times \frac{D_{\text{MAX}}}{f_{\text{SW}}} + \frac{I_{\text{BST}}}{f_{\text{SW}}} = 17\text{nC} + 33.3\mu\text{A} \times \frac{0.95}{50\text{kHz}} + \frac{150\mu\text{A}}{50\text{kHz}} = 20\text{nC}$$
(3)

where

- Q<sub>G</sub> = Total MOSFET gate charge
- I<sub>BSTS</sub> = BST to VSS leakage current
- D<sub>Max</sub> = Converter maximum duty cycle
- I<sub>BST</sub> = BST quiescent current

Next, use 方程式 4 to estimate the minimum bootstrap capacitor value.

$$C_{\text{BOOT (MIN)}} = \frac{Q_{\text{TOTAL}}}{\Delta V_{\text{BST}}} = \frac{20nC}{3.25V} = 6.2nF$$
(4)

In practice, the value of the  $C_{Boot}$  capacitor must be greater than calculated to allow for situations where the power stage may skip pulse due to load transients. 方程式 5 can be used to estimate the recommended bootstrap capacitance based on the maximum bootstrap voltage ripple desired for a specific application.

$$C_{BOOT} > \frac{Q_{TOTAL}}{\Delta V_{BST_RIPPLE}}$$
(5)

where

•  $\Delta V_{BST RIPPLE}$  = Maximum allowable voltage drop across the bypass capacitor based on system requirements

TI recommends having enough margins and to place the bootstrap capacitor as close to the BST and SH pins as possible.

$$C_{BOOT} = 100 \text{ nF}$$
(6)

As a general rule, the local  $V_{GVDD}$  bypass capacitor must be 10 times greater than the value of  $C_{BOOT}$ , as shown in 5程式 7.

$$C_{GVDD} = 1 \,\mu F \tag{7}$$

The bootstrap and bias capacitors must be ceramic types with X7R dielectric. The voltage rating must be twice that of the maximum  $V_{GVDD}$  considering capacitance tolerances once the devices have a DC bias voltage across them and to ensure long-term reliability.

#### 8.2.2.3 Select External Gate Driver Resistor

The external gate driver resistor,  $R_{GATE}$ , is sized to reduce ringing caused by parasitic inductances and capacitances and also to limit the current coming out of the gate driver.

The peak GH pullup current is calculated in 方程式 8.

$$I_{GHH} = \frac{V_{GVDD} - V_{DH}}{R_{GHH} + R_{GATE} + R_{GFET\_INT}}$$
(8)


where

- I<sub>GHH</sub> = GH Peak pullup current
- V<sub>DH</sub> = Bootstrap diode forward voltage drop
- + R<sub>GHH</sub> = Gate driver internal GH pullup resistance, estimated from the testing conditions, that is R<sub>GHH</sub> =  $V_{GH_{-}H} / I_{GH}$
- R<sub>GATE</sub> = External gate drive resistance
- R<sub>GFET INT</sub> = MOSFET internal gate resistance, provided by transistor data sheet

Similarly, the peak GH pulldown current is shown in 方程式 9.

Copyright © 2023 Texas Instruments Incorporated

(15)



where

• R<sub>GHL</sub> is the GH pulldown resistance

The peak GL pullup current is shown in 方程式 10.

$$I_{GLH} = \frac{V_{GVDD}}{R_{GLH} + R_{GATE} + R_{GFET} INT}$$
(10)

where

• R<sub>GLH</sub> is the GL pullup resistance

The peak GL pulldown current is shown in 方程式 11.

$$I_{GLL} = \frac{V_{GVDD}}{R_{GLL} + R_{GATE} + R_{GFET} INT}$$
(11)

where

R<sub>GLL</sub> is the GL pulldown resistance

For some scenarios, if the applications require fast turnoff, an anti-paralleled diode on  $R_{Gate}$  could be used to bypass the external gate drive resistor and speed up turnoff transition.

#### 8.2.2.4 Estimate the Driver Power Loss

The total driver IC power dissipation can be estimated through the following components.

1. Static power losses, P<sub>QC</sub>, due to quiescent currents I<sub>GVDD</sub> and I<sub>BST</sub> is shown in 方程式 12.

D - -

 $P_{QC} = V_{GVDD} \times I_{GVDD} + (V_{GVDD} - V_F) \times I_{BST} = 12V \times 0.43mA + (12V - 1V) \times 0.15mA = 6.8mW$ (12)

2. Level-shifter losses, P<sub>IBSTS</sub>, due high-side leakage current I<sub>BSTS</sub> is shown in 方程式 13.

$$P_{IBSTS} = V_{BST} \times I_{BSTS} \times D = 72V \times 0.033 \text{mA} \times 0.95 = 2.26 \text{mW}$$
 (13)

where

• D is the high-side switch duty cycle

3. Dynamic losses,  $P_{QG1\&2}$ , due to the FETs gate charge  $Q_G$  as shown in 方程式 14.

$$P_{QG1\&2} = 2 \times V_{GVDD} \times Q_G \times f_{SW} \times \frac{\kappa_{GD_R}}{R_{GD_R} + R_{GATE} + R_{GFET_INT}} = 2 \times 12V \times 17nC \times 50kHz \times \frac{5.25\Omega}{5.25\Omega + 4.7\Omega + 2.2\Omega}$$
(14)  
= 8.8mW

where

16

- Q<sub>G</sub> = Total FETs gate charge
- f<sub>SW</sub> = Switching frequency
- $R_{GD_R}$  = Average value of pullup and pulldown resistor
- R<sub>GATE</sub> = External gate drive resistor
- R<sub>GFET INT</sub> = Internal FETs gate resistor
- 4. Level-shifter dynamic losses, P<sub>LS</sub>, during high-side switching due to required level-shifter charge on each switching cycle. For this example it is assumed that value of parasitic charge Q<sub>P</sub> is 2.5 nC, as shown in 方程 式 15.

$$P_{LS} = V_{BST} \times Q_P \times f_{SW} = 72V \times 2.5nC \times 50kHz = 9mW$$

(9)

STRUMENTS

www.ti.com.cn



(16)

In this example, the sum of all the losses is 27 mW as a total gate driver loss. For gate drivers that include bootstrap diode, one should also estimate losses in the bootstrap diode. Diode forward conduction loss is computed as product of average forward voltage drop and average forward current.

方程式 16 estimates the maximum allowable power loss of the device for a given ambient temperature.

$$P_{MAX} = \frac{T_J - T_A}{R_{\theta JA}}$$

where


- P<sub>MAX</sub> = Maximum allowed power dissipation in the gate driver device
- T<sub>J</sub> = Junction temperature
- T<sub>A</sub> = Ambient temperature
- R<sub>θJA</sub> = Junction-to-ambient thermal resistance

The thermal metrics for the driver package is summarized in the *Thermal Information* table of the data sheet. For detailed information regarding the thermal information table, refer to the Texas Instruments application note entitled *Semiconductor and IC Package Thermal Metrics*.




#### 8.2.3 Application Curves

The testing condition: load capacitance is 1 nF, gate resistor is  $4\Omega$ ,  $V_{DD}$  = 12 V,  $f_{SW}$  = 50 kHz.







## 9 Power Supply Recommendations

The recommended bias supply voltage range for LM2103 is from 9 V to 18 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the  $V_{GVDD}$  supply circuit blocks. The upper end of this range is driven by the 18-V recommended maximum voltage rating of the GVDD pin. It is recommended that the voltage on GVDD pin is lower than the maximum recommended voltage to account for transient voltage spikes.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the  $V_{GVDD}$  voltage drops, the device continues to operate in normal mode as long as the voltage drop does not exceed the hysteresis specification,  $V_{DDHYS}$ . If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 8-V range, the voltage ripple on the auxiliary power supply output must be smaller than the hysteresis specification of LM2103 to avoid triggering device-shutdown.

A local bypass capacitor must be placed between the GVDD and GND pins and this capacitor must be located as close to the device as possible. A low-ESR, ceramic surface mount capacitor is recommended. TI recommends using 2 capacitors across GVDD and GND: a low capacitance ceramic surface-mount capacitor for high-frequency filtering placed very close to GVDD and GND pins, and another high capacitance value surface-mount capacitor for IC bias requirements. In a similar manner, the current pulses delivered by the GH pin are sourced from the BST pin. Therefore, a local decoupling capacitor is recommended between the BST and SH pins.



## 10 Layout


## **10.1 Layout Guidelines**


Optimum performance of half-bridge gate drivers cannot be achieved without taking due considerations during circuit board layout. The following points are emphasized:

- 1. Low-ESR and low-ESL capacitors must be connected close to the IC between GVDD and GND pins and between BST and SH pins to support high peak currents being drawn from GVDD and BST during the turn-on of the external MOSFETs.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low-ESR electrolytic capacitor and a good-quality ceramic capacitor must be connected between the MOSFET drain and ground (GND).
- 3. To avoid large negative transients on the switch node (SH) pin, the parasitic inductances between the source of the top MOSFET and the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding considerations:
  - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. The gate driver must be placed as close as possible to the MOSFETs.
  - The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced GVDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.



## 10.2 Layout Example







## 11 Device and Documentation Support

#### **11.1 Device Support**

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation see the following:

• Semiconductor and IC Packaging Thermal Metrics, SPRA953

#### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.4 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LM2103DR	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2103D
LM2103DR.A	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2103D

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2103DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2103DR	SOIC	D	8	3000	353.0	353.0	32.0

## D0008A



## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司