

## LM117HVQML-SP RHA 4.25V 至 60V 3 端可调稳压器

## 1 特性

- 耐辐射加固保障 (RHA) 高达 100krad(Si) 总电离剂量 (TID)
  - 具有高剂量率 (HDR) : 50-300rad(Si)/s
  - 具有低剂量率 (LDR) : 10mrads(Si)/s
- 额定输出电流为 0.5A
- 低至 1.2V 的可调节输出
- 电流限制在各种温度下保持恒定
- 输出受到短路保护

## 2 应用

- 卫星电力系统 (EPS)

## 3 说明

LM117HVQML-SP 可调节 3 端子正电压线性稳压器能够在 1.2V 至 57V 输出范围内提供 0.5A 的电流。它简单易用, 并且仅需要 2 个外部电阻器即可设置输出电压。

该稳压器是浮动的并且仅检测输入到输出差分电压, 因此, 只要不超过最大输入到输出差分电压, 就可以调节几百伏特的电源电压。


经飞行验证的 LM117HVQML-SP 可提供电流限制、热过载保护和安全区保护等完整的过载保护功能。它用途广泛, 还可用作可调节开关稳压器、可编程输出稳压器和精密电流调节器等。

对于低电压应用, LM117QML-SP 是一个引脚对引脚直接可替代器件, 适合不超过 41.25V 的电压。有关负电压稳压器, 请参阅 LM137QML-SP 数据表。

## 器件信息

| 器件型号 <sup>(1)</sup> | 等级 <sup>(2)</sup>                                  | 封装 <sup>(3)</sup>                                                        |
|---------------------|----------------------------------------------------|--------------------------------------------------------------------------|
| LM117HVGWRLQMLV     | 飞行等级 QMLV, 在 LDR (10mrads/s) 下 RHA 为 100krad(Si)   | CFP SOIC (NAC)<br>16 引脚<br>6.35mm × 9.91mm<br>质量 = 0.467g <sup>(5)</sup> |
| 5962R0722962VZA     |                                                    |                                                                          |
| LM117HVGWRQMLV      | 飞行等级 QMLV, 在 HDR (50-300rad/s) 下 RHA 为 100krad(Si) |                                                                          |
| 5962R0722902VZA     |                                                    |                                                                          |
| LM117HVNAC/EM       | 工程样片 <sup>(4)</sup>                                | TO-39 (NDT)<br>3 引脚<br>8.26mm × 8.26mm<br>质量 = 1.036g <sup>(5)</sup>     |
| LM117HVHRLQMLV      | 飞行等级 QMLV, 在 LDR (10mrads/s) 下 RHA 为 100krad(Si)   |                                                                          |
| 5962R0722961VXA     |                                                    |                                                                          |
| LM117HVHRQMLV       | 飞行等级 QMLV, 在 HDR (50-300rad/s) 下 RHA 为 100krad(Si) |                                                                          |
| 5962R0722901VXA     |                                                    | 裸片<br>2.18mm × 2.36mm                                                    |
| LM117HVH MDE        | 飞行等级 QMLV, 在 LDR (10mrads/s) 下 RHA 为 100krad(Si)   |                                                                          |
| 5962R0722961V9A     |                                                    |                                                                          |
| LM117HVH MDR        | 飞行等级 QMLV, 在 HDR (50-300rad/s) 下 RHA 为 100krad(Si) |                                                                          |
| 5962R0722901V9A     |                                                    |                                                                          |

- 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。
- 有关器件等级的其他信息, 请查看 [SLYB235](#)。
- 有关更多的封装详细信息, 请参考 [TI 封装](#) 页面。
- 这些器件仅适用于工程评估, 按照不合规的流程进行加工处理。不适用于鉴定、量产、辐射测试或飞行用途。无法在完整 MIL 额定温度范围 ( - 55°C 至 125°C ) 内或运行寿命中保证其性能。
- 质量误差在 ±10% 以内。



简化版原理图



## Table of Contents

|                                                 |           |                                                                  |           |
|-------------------------------------------------|-----------|------------------------------------------------------------------|-----------|
| <b>1 特性</b> .....                               | <b>1</b>  | 8.2 Functional Block Diagram.....                                | <b>12</b> |
| <b>2 应用</b> .....                               | <b>1</b>  | 8.3 Feature Description.....                                     | <b>14</b> |
| <b>3 说明</b> .....                               | <b>1</b>  | <b>9 Application and Implementation</b> .....                    | <b>17</b> |
| <b>4 Revision History</b> .....                 | <b>2</b>  | 9.1 Typical Applications.....                                    | <b>17</b> |
| <b>5 Related Products</b> .....                 | <b>3</b>  | <b>10 Power Supply Recommendations</b> .....                     | <b>26</b> |
| <b>6 Pin Configurations and Functions</b> ..... | <b>4</b>  | <b>11 Layout</b> .....                                           | <b>27</b> |
| <b>7 Specifications</b> .....                   | <b>5</b>  | 11.1 Layout Guidelines.....                                      | <b>27</b> |
| 7.1 Absolute Maximum Ratings.....               | <b>5</b>  | <b>12 Device and Documentation Support</b> .....                 | <b>28</b> |
| 7.2 ESD Ratings.....                            | <b>5</b>  | 12.1 Device Support.....                                         | <b>28</b> |
| 7.3 Recommended Operating Conditions.....       | <b>5</b>  | 12.2 Documentation Support.....                                  | <b>28</b> |
| 7.4 Thermal Information.....                    | <b>5</b>  | 12.3 接收文档更新通知.....                                               | <b>28</b> |
| 7.5 Electrical Characteristics.....             | <b>6</b>  | 12.4 支持资源.....                                                   | <b>28</b> |
| 7.6 Parameter Drift.....                        | <b>7</b>  | 12.5 Trademarks.....                                             | <b>28</b> |
| 7.7 Quality Conformance Inspection.....         | <b>8</b>  | 12.6 Electrostatic Discharge Caution.....                        | <b>28</b> |
| 7.8 Typical Characteristics.....                | <b>9</b>  | 12.7 术语表.....                                                    | <b>28</b> |
| <b>8 Detailed Description</b> .....             | <b>12</b> | <b>13 Mechanical, Packaging, and Orderable Information</b> ..... | <b>29</b> |
| 8.1 Overview.....                               | <b>12</b> |                                                                  |           |

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同


| DATE         | REVISION | NOTES                                                                             |
|--------------|----------|-----------------------------------------------------------------------------------|
| October 2021 | *        | Initial release. Device split from shared data sheet ( <a href="#">SNVS357</a> ). |

## 5 Related Products


| PART NUMBER         | INPUT VOLTAGE RANGE      | I <sub>OUT</sub> | PART NUMBER SUFFIX | PACKAGE                  | RADIATION TESTING <sup>(1)</sup> |
|---------------------|--------------------------|------------------|--------------------|--------------------------|----------------------------------|
| LM117QML-SP         | 4.25 V to 41.25 V        | 1.5 A            | K                  | TO-3 (K)<br>2 pin        | HDR<br>100 krad(Si)              |
|                     |                          | 0.5 A            | H                  | TO-39 (NDT)<br>3 pin     | LDR<br>100 krad(Si)              |
|                     |                          |                  |                    |                          | HDR<br>100 krad(Si)              |
|                     |                          |                  |                    | Die                      | LDR<br>100 krad(Si)              |
|                     |                          |                  |                    |                          | HDR<br>100 krad(Si)              |
|                     |                          |                  | GW                 | CFP SOIC (NAC)<br>16 pin | LDR<br>100 krad(Si)              |
|                     |                          |                  |                    |                          | HDR<br>100 krad(Si)              |
|                     |                          | LM117HVQML-SP    | 4.25 V to 60 V     | 0.5 A                    | H                                |
| HDR<br>100 krad(Si) |                          |                  |                    |                          |                                  |
| Die                 | LDR<br>100 krad(Si)      |                  |                    |                          |                                  |
|                     | HDR<br>100 krad(Si)      |                  |                    |                          |                                  |
| GW                  | CFP SOIC (NAC)<br>16 pin |                  |                    |                          | LDR<br>100 krad(Si)              |
|                     |                          |                  |                    |                          | HDR<br>100 krad(Si)              |
| LM137QML-SP         | – 41.25 V to – 4.25 V    | 1.5 A            | H                  | TO-39 (NDT)<br>3 pin     | HDR<br>30 krad(Si)               |

(1) The 器件信息 table can be referenced for information on which part numbers correspond to LDR or HDR options.

## 6 Pin Configurations and Functions



LM117H, LM117NDTTO-39 (NDT) 3-Pin Metal Can Package (Bottom View)



LM117GW CFP SOIC (NAC) 16-Pin Ceramic Package (Top View)

表 6-1. Pin Functions

| NAME             | PIN         |                                         | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                     |
|------------------|-------------|-----------------------------------------|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                  | TO-39 (NDT) | CFP SOIC (NAC)                          |                    |                                                                                                                                                                                 |
| ADJ              | 2           | 3                                       | –                  | Adjust pin.                                                                                                                                                                     |
| V <sub>IN</sub>  | 1           | 5                                       | I                  | Input voltage pin for the regulator.                                                                                                                                            |
| V <sub>OUT</sub> | 3, CASE     | 12                                      | O                  | Output voltage pin for the regulator.                                                                                                                                           |
| OUTPUT/SENSE     | –           | 13                                      | –                  | Used to sense the output voltage. Must be connected to V <sub>OUT</sub> for proper operation.                                                                                   |
| N/C              | –           | 1, 2, 4, 6, 7, 8, 9, 10, 11, 14, 15, 16 | –                  | No connection. These pins have no internal connections and may be grounded or left floating. They may also be connected to the board heatsink and used for thermal dissipation. |

(1) I = input, O = output, P = power, FB = feedback, GND = ground, NC = no connect

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                   |                                   | MIN                | MAX | UNIT |
|-------------------|-----------------------------------|--------------------|-----|------|
|                   | Power dissipation <sup>(2)</sup>  | Internally Limited |     |      |
|                   | Input-output voltage differential | – 0.3              | 60  | V    |
| T <sub>stg</sub>  | Storage temperature               | – 65               | 150 | °C   |
| T <sub>jmax</sub> | Maximum junction temperature      |                    | 150 | °C   |
|                   | Lead temperature metal package    |                    | 300 | °C   |

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>jmax</sub> (maximum junction temperature),  $\theta_{JA}$  (package junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{jmax} - T_A) / \theta_{JA}$  or the number given in the *Absolute Maximum Ratings*, whichever is lower. Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2 W for the TO-39 and CFP packages, and 20 W for the TO-3 package.

### 7.2 ESD Ratings

|                    |                         | VALUE                                                                 | UNIT    |
|--------------------|-------------------------|-----------------------------------------------------------------------|---------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1) (2)</sup> | ±2000 V |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) Human-body model, 100 pF discharged through a 1.5-k $\Omega$  resistor.

### 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

|                 |                       | MIN  | MAX | UNIT |
|-----------------|-----------------------|------|-----|------|
| T <sub>A</sub>  | Operating temperature | – 55 | 125 | °C   |
| V <sub>IN</sub> | Input voltage         | 4.25 | 60  | V    |

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              |                     | LM117HVQML-SP      |                      | UNIT |
|-------------------------------|----------------------------------------------|---------------------|--------------------|----------------------|------|
|                               |                                              |                     | TO-39 (NDT)        | CFP (NAC)            |      |
|                               |                                              |                     | 3 PINS<br>(LM117H) | 16 PINS<br>(LM117GW) |      |
| R $\theta_{JA}$               | Junction-to-ambient thermal resistance       | Still air           | 186                | 130                  | °C/W |
|                               |                                              | 500 LF/min air flow | 64                 | 80                   |      |
| R $\theta_{JC(bot)}$          | Junction-to-case (bottom) thermal resistance |                     | 21                 | 7                    | °C/W |

- (1) For more information, see the [Semiconductor and IC package thermal metrics](#) application report.

## 7.5 Electrical Characteristics

The following conditions apply, unless otherwise specified.  $V_{Diff} = (V_I - V_O)$ ,  $I_L = 8 \text{ mA}$ ,  $V_O = 1.25 \text{ V}$  (nominal), over operating temperature range ( $T = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ).

| PARAMETER                    |                           | TEST CONDITIONS <sup>(1)</sup>                                         |                         | SUBGROUP <sup>(2)</sup> | MIN    | MAX  | UNIT |
|------------------------------|---------------------------|------------------------------------------------------------------------|-------------------------|-------------------------|--------|------|------|
| V <sub>Ref</sub>             | Reference voltage         | V <sub>Diff</sub> = 3 V                                                |                         | 1                       | 1.2    | 1.3  | V    |
|                              |                           |                                                                        | 25°C,<br>Post-radiation | 1                       |        | 1.45 |      |
|                              |                           | V <sub>Diff</sub> = 3.3 V                                              |                         | 2, 3                    | 1.2    | 1.3  |      |
|                              |                           | V <sub>Diff</sub> = 40 V                                               |                         | 1, 2, 3                 | 1.2    | 1.3  |      |
|                              |                           |                                                                        | 25°C,<br>Post-radiation | 1                       |        | 1.45 |      |
| V <sub>RLine</sub>           | Line regulation           | 3 V ≤ V <sub>Diff</sub> ≤ 40 V,<br>V <sub>O</sub> = V <sub>Ref</sub>   | 25°C                    | 1                       | - 8.64 | 8.64 | mV   |
|                              |                           |                                                                        | 25°C,<br>Post-radiation | 1                       | - 40   | 40   |      |
|                              |                           | 3.3 V ≤ V <sub>Diff</sub> ≤ 40 V,<br>V <sub>O</sub> = V <sub>Ref</sub> | 125°C, - 55°C           | 2, 3                    | - 18   | 18   |      |
|                              |                           | 40 V ≤ V <sub>Diff</sub> ≤ 60 V,<br>I <sub>L</sub> = 60 mA             | 25°C                    | 1                       | - 25   | 25   |      |
| V <sub>RLoad</sub>           | Load regulation           | V <sub>Diff</sub> = 3 V,<br>10 mA ≤ I <sub>L</sub> ≤ 500 mA            | 25°C                    | 1                       | - 15   | 15   | mV   |
|                              |                           |                                                                        | 25°C,<br>Post-radiation | 1                       | - 27   | 27   |      |
|                              |                           | V <sub>Diff</sub> = 3.3 V,<br>10 mA ≤ I <sub>L</sub> ≤ 500 mA          | 125°C, - 55°C           | 2, 3                    | - 15   | 15   |      |
|                              |                           | V <sub>Diff</sub> = 40 V,<br>10 mA ≤ I <sub>L</sub> ≤ 150 mA           | 25°C                    | 1                       | - 15   | 15   |      |
|                              |                           | V <sub>Diff</sub> = 40 V,<br>10 mA ≤ I <sub>L</sub> ≤ 100 mA           | 125°C, - 55°C           | 2, 3                    | - 15   | 15   |      |
| V <sub>RTh</sub>             | Thermal regulation        | V <sub>Diff</sub> = 40 V, I <sub>L</sub> = 150 mA,<br>t = 20 ms        | 25°C                    | 1                       |        | 6    | mV   |
| I <sub>Adj</sub>             | Adjust pin current        | V <sub>Diff</sub> = 3 V                                                | 25°C                    | 1                       |        | 100  | μA   |
|                              |                           | V <sub>Diff</sub> = 3.3 V                                              | 125°C, - 55°C           | 2, 3                    |        | 100  |      |
|                              |                           | V <sub>Diff</sub> = 40 V                                               |                         | 1, 2, 3                 |        | 100  |      |
| Δ I <sub>Adj</sub> /<br>Line | Adjust pin current change | 3 V ≤ V <sub>Diff</sub> ≤ 40 V                                         | 25°C                    | 1                       | - 5    | 5    | μA   |
|                              |                           | 3.3 V ≤ V <sub>Diff</sub> ≤ 40 V                                       | 125°C, - 55°C           | 2, 3                    | - 5    | 5    |      |
| Δ I <sub>Adj</sub> /<br>Load | Adjust pin current change | V <sub>Diff</sub> = 3 V,<br>10 mA ≤ I <sub>L</sub> ≤ 500 mA            | 25°C                    | 1                       | - 5    | 5    | μA   |
|                              |                           | V <sub>Diff</sub> = 3.3 V,<br>10 mA ≤ I <sub>L</sub> ≤ 500 mA          | 125°C, - 55°C           | 2, 3                    | - 5    | 5    |      |
|                              |                           | V <sub>Diff</sub> = 40 V,<br>10 mA ≤ I <sub>L</sub> ≤ 150 mA           | 25°C                    | 1                       | - 5    | 5    |      |
|                              |                           | V <sub>Diff</sub> = 40 V,<br>10 mA ≤ I <sub>L</sub> ≤ 100 mA           | 125°C, - 55°C           | 2, 3                    | - 5    | 5    |      |
| I <sub>Q</sub>               | Minimum load current      | V <sub>Diff</sub> = 3 V<br>V <sub>O</sub> = 1.7 V                      | 25°C                    | 1                       |        | 5    | mA   |
|                              |                           | V <sub>Diff</sub> = 3.3 V<br>V <sub>O</sub> = 1.7 V                    | 125°C, - 55°C           | 2, 3                    |        | 5    |      |
|                              |                           | V <sub>Diff</sub> = 40 V<br>V <sub>O</sub> = 1.7 V                     |                         | 1, 2, 3                 |        | 5    |      |
|                              |                           | V <sub>Diff</sub> = 60 V<br>V <sub>O</sub> = 1.7 V                     | 25°C                    | 1                       |        | 8.2  |      |

| PARAMETER                 |                              | TEST CONDITIONS <sup>(1)</sup>                                                                        |                        | SUBGROUP <sup>(2)</sup> | MIN | MAX | UNIT |
|---------------------------|------------------------------|-------------------------------------------------------------------------------------------------------|------------------------|-------------------------|-----|-----|------|
| I <sub>OS</sub>           | Output short circuit current | V <sub>I</sub> = 4.25 V                                                                               | 25°C                   | 1                       | 0.5 | 1.8 | A    |
|                           |                              | V <sub>I</sub> = 60 V                                                                                 | 25°C                   | 1                       | 0   | 0.4 |      |
| $\Delta V_I / \Delta V_O$ | Ripple rejection             | V <sub>I</sub> = 6.25 V, I <sub>L</sub> = 125 mA,<br>e <sub>I</sub> = 1 V <sub>RMS</sub> , f = 120 Hz | 25°C                   | 4                       | 66  |     | dB   |
|                           |                              |                                                                                                       | 25°C<br>Post-radiation | 4                       | 55  |     |      |

(1) Pre- and post-irradiation limits are identical for the parameters above unless specified by the test conditions.

(2) For subgroup definitions, see [Quality Conformance Inspection](#) table.

## 7.6 Parameter Drift

The following deltas are for Group C (Life Test). Data is measured at 25°C.

| PARAMETER          |                    | TEST CONDITIONS                                                      | SUBGROUP <sup>(1)</sup> | MIN    | MAX  | UNIT |
|--------------------|--------------------|----------------------------------------------------------------------|-------------------------|--------|------|------|
| V <sub>Ref</sub>   | Reference voltage  | V <sub>Diff</sub> = 3 V                                              | 1                       | - 0.01 | 0.01 | V    |
|                    |                    | V <sub>Diff</sub> = 40 V                                             | 1                       | - 0.01 | 0.01 | V    |
| V <sub>RLine</sub> | Line regulation    | 3 V ≤ V <sub>Diff</sub> ≤ 40 V,<br>V <sub>O</sub> = V <sub>Ref</sub> | 1                       | - 4    | 4    | mV   |
|                    |                    | 40 V ≤ V <sub>Diff</sub> ≤ 60 V,<br>I <sub>L</sub> = 60 mA           | 1                       | - 6    | 6    |      |
| I <sub>Adj</sub>   | Adjust pin current | V <sub>Diff</sub> = 3 V                                              | 1                       | - 10   | 10   | μA   |
|                    |                    | V <sub>Diff</sub> = 40 V                                             | 1                       | - 10   | 10   | μA   |

(1) For subgroup definitions, see [Qualirt Conformance Inspection](#) table.

## 7.7 Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

| SUBGROUP | DESCRIPTION         | TEMP (°C) |
|----------|---------------------|-----------|
| 1        | Static tests at     | 25        |
| 2        | Static tests at     | 125       |
| 3        | Static tests at     | - 55      |
| 4        | Dynamic tests at    | 25        |
| 5        | Dynamic tests at    | 125       |
| 6        | Dynamic tests at    | - 55      |
| 7        | Functional tests at | 25        |
| 8A       | Functional tests at | 125       |
| 8B       | Functional tests at | - 55      |
| 9        | Switching tests at  | 25        |
| 10       | Switching tests at  | 125       |
| 11       | Switching tests at  | - 55      |



## 7.8 Typical Characteristics

Output capacitor = 0  $\mu$ F unless otherwise noted




图 7-1. Load Regulation




图 7-2. Current Limit




图 7-3. Adjustment Current




图 7-4. Dropout Voltage




图 7-5. Temperature Stability




图 7-6. Minimum Operating Current




图 7-7. Ripple Rejection




图 7-8. Ripple Rejection




图 7-9. Ripple Rejection




图 7-10. Output Impedance




图 7-11. Line Transient Response




图 7-12. Load Transient Response




图 7-13. Reference Voltage




图 7-14. Load Regulation




图 7-15. Line Regulation




图 7-16. Ripple Rejection

## 8 Detailed Description

### 8.1 Overview

The LM117HVQML-SP 3-terminal positive voltage linear regulator is capable of supplying 0.5 A over a 1.2-V to 57-V output range. It is simple to use and requires only two external resistors to set the output voltage. Further, both line and load regulation are better than standard fixed regulators.


The regulator is "floating" and sees only the input-to-output differential voltage, thus enabling supplies of several hundred volts to be regulated as long as the maximum input-to-output differential is not exceeded (i.e. don't short circuit the output).

The LM117HVQML-SP offers full overload protection such as current limit, thermal overload protection, and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.


Typically, no capacitors are needed unless the device is situated more than 6 in from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3-terminal regulators.

This device makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment pin and output it can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the output to 1.2 V where most loads draw little current.

### 8.2 Functional Block Diagram



## 8.2.1 Simplified Device Schematic




## 8.3 Feature Description

### 8.3.1 Setting Output Voltage

In operation, the LM117HVQML-SP develops a nominal 1.25-V reference voltage,  $V_{REF}$ , between the output and adjustment terminal. The reference voltage is expressed across  $R1$  and, since the voltage is constant, a constant current  $I_1$  then flows through  $R2$ , giving an output voltage of:

$$V_{OUT} = V_{REF} \left( 1 + \frac{R2}{R1} \right) + I_{ADJ}R2 \quad (1)$$



Since the 100- $\mu$ A current from the adjustment terminal represents an error term, the LM117HVQML-SP was designed to minimize  $I_{ADJ}$  and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.

To mitigate the requirement for an added load to sink the required output current, the resistor divider may be selected so that it alone can sink the largest specified output load current of 5 mA (nominal). This has the additional benefit of minimizing the  $I_{ADJ}$  error term (which varies over temperature).

### 8.3.2 Load Regulation

The LM117HVQML-SP is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually 240  $\Omega$ ) should be tied directly to the output (case) of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15-V regulator with 0.05- $\Omega$  resistance between the regulator and load will have a load regulation due to line resistance of 0.05  $\Omega \times I_L$ . If the set resistor is connected near the load the effective line resistance will be 0.05  $\Omega (1 + R2 / R1)$  or in this case, 11.5 times worse.

图 8-1 shows the effect of resistance between the regulator and 240- $\Omega$  set resistor.




图 8-1. Regulator With Line Resistance in Output Lead

With the TO-39 package, care should be taken to minimize the wire length of the output lead. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.

### 8.3.3 External Capacitors

An input bypass capacitor is recommended. A 0.1- $\mu$ F disc or 1- $\mu$ F solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used but the above values will eliminate the possibility of problems.

The adjustment terminal can be bypassed to ground on the LM117HVQML-SP to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a 10- $\mu$ F bypass capacitor 80-dB ripple rejection is obtainable at any output level. Increases over 10- $\mu$ F do not appreciably improve the ripple rejection at frequencies above 120 Hz. If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device (see [Figure 8.3.4](#)).

In general, the best type of capacitors to use are solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about 25- $\mu$ F in aluminum electrolytic to equal 1- $\mu$ F solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies; but some types have a large decrease in capacitance at frequencies around 0.5 MHz. For this reason, 0.01- $\mu$ F disc may seem to work better than a 0.1- $\mu$ F disc as a bypass.


Although the LM117HVQML-SP is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF. A 1- $\mu$ F solid tantalum (or 25- $\mu$ F aluminum electrolytic) on the output swamps this effect and insures stability. Any increase of the load capacitance larger than 10  $\mu$ F will merely improve the loop stability and output impedance.

### 8.3.4 Protection Diodes

When external capacitors are used with an IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most 10- $\mu$ F capacitors have low enough internal series resistance to deliver 20-A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.

When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of  $V_{IN}$ . In the LM117HVQML-SP, this discharge path is through a large junction that is able to sustain 15-A surge. This is not true of other types of positive regulators. For output capacitors of 25  $\mu$ F or less, there is no need to use diodes.

The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when *either* the input or output is shorted. Internal to the LM117HVQML-SP is a 50- $\Omega$  resistor which limits the peak discharge current. No protection is needed for output voltages of 25 V or less and 10- $\mu$ F capacitance. [Figure 8-2](#) shows an LM117HVQML-SP with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.



$$V_{OUT} = 1.25V \left( 1 + \frac{R2}{R1} \right) + I_{ADJ}R2$$

D1 protects against C1 (such as due to a VIN short),

D2 protects against C2 (Such as due to a VOUT short).

 **8-2. Regulator With Protection Diodes**




## 9 Application and Implementation

### Note

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Typical Applications




Full output current not available at high input-output voltages

†Optional—improves transient response. Output capacitors in the range of 1 μF to 1000 μF of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.

\*Needed if device is more than 6 in from filter capacitors.


$$\dagger\dagger V_{OUT} = 1.25V \left( 1 + \frac{R2}{R1} \right) + I_{ADJ} R2$$

图 9-1. 1.2-V – 45-V Adjustable Regulator



\*Sets maximum V\_OUT

图 9-2. Digitally Selected Outputs



\*Min. output  $\approx 1.2$  V

图 9-3. 5-V Logic Regulator With Electronic Shutdown\*





图 9-4. Slow Turn-On 15-V Regulator



†Solid tantalum

\*Discharges C1 if output is shorted to ground

图 9-5. Adjustable Regulator With Improved Ripple Rejection





图 9-6. High Stability 10-V Regulator




†Solid tantalum

\*Minimum load current = 30 mA

‡Optional—improves ripple rejection

图 9-7. High Current Adjustable Regulator



Full output current not available at high input-output voltages

图 9-8. 0-V to 30-V Regulator





图 9-9. Power Follower



†Solid tantalum

\*Lights in constant current mode

图 9-10. 5-A Constant Voltage/Constant Current Regulator





图 9-11. 1-A Current Regulator



\*Minimum load current  $\approx$  5 mA

图 9-12. 1.2-V - 20-V Regulator With Minimum Program Current





图 9-13. High Gain Amplifier




†Solid tantalum

\*Core—Arnold A-254168-2 60 turns

图 9-14. Low Cost 3-A Switching Regulator





\*All outputs within  $\pm 100$  mV

†Minimum load = 10 mA

图 9-18. Adjustable Multiple On-card Regulators With Single Control\*





图 9-19. AC Voltage Regulator



$$*R_S \text{—sets output impedance of charger } Z_{OUT} = R_S \left( 1 + \frac{R_2}{R_1} \right)$$

Use of  $R_S$  allows low charging rates with fully charged battery.

\*\*The 1000  $\mu$ F is recommended to filter out input transients

图 9-20. 12-V Battery Charger






图 9-21. 50-mA Constant Current Battery Charger





图 9-22. Adjustable 4-A Regulator



\*Sets peak current (0.6 A for 1 Ω)

\*\*The 1000 μF is recommended to filter out input transients

图 9-23. Current Limited 6-V Charger

## 10 Power Supply Recommendations

The input supply to the LM117HVQML-SP must be kept at a voltage level such that its maximum input to output differential voltage is not exceeded. The minimum dropout voltage must also be met with extra headroom when possible to keep the LM117HVQML-SP in regulation. An input capacitor is recommended, especially when the input pin is located more than 6 in away from the power supply source. For more information regarding capacitor selection, refer to [External Capacitors](#).

## 11 Layout

### 11.1 Layout Guidelines

Ensure wide enough traces for those carrying the load current in order to reduce the amount of parasitic trace inductance. Keep the feedback loop from VOUT to ADJ as short as possible. To improve PSRR, a bypass capacitor can be placed at the ADJ pin and must be located as close as possible to the IC. In cases when VIN shorts to ground, an external diode must be placed from VOUT to VIN to divert the surge current from the output capacitor and protect the IC. Similarly, in cases when a large bypass capacitor is placed at the ADJ pin and VOUT shorts to ground, an external diode must be placed from ADJ to VOUT to provide a path for the bypass capacitor to discharge. These diodes must be placed close to the corresponding LM117HVQML-SP pins to increase their effectiveness.

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

1. [LM117HVQML-SP NDD \(Neutron Displacement Damage\) Characterization](#)
2. [LM117HVQML-SP SMD 5962R0722961V9A](#)
3. [Die Datasheet LM117HVKG MD8 3-Terminal Adj Regulator](#)
4. [High Reliability Part Numbering System](#)
5. [Applications for an Adjustable IC Power Regulator](#)
6. [Improving Power Supply Reliability with IC Power Regulators](#)
7. [A New Production Technique for Trimming Voltage Regulators](#)
8. [LDO basics: capacitor vs. capacitance](#)
9. [LDO Basics: Preventing reverse current](#)

### 12.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.4 支持资源

**TI E2E™ 支持论坛**是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.7 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number           | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6)                                                   |
|---------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|-----------------------------------------------------------------------|
| 5962R0722901V9A                 | Active        | Production           | DIESALE (Y)   0 | 42   NOT REQUIRED     | Yes         | Call TI                              | Level-1-NA-UNLIM                  | -55 to 125   |                                                                       |
| <a href="#">5962R0722901VXA</a> | Active        | Production           | TO (NDT)   3    | 20   JEDEC TRAY (5+1) | -           | Call TI                              | Call TI                           | -55 to 125   | LM117HVHRQMLV<br>5962R0722901VXA Q<br>ACO<br>5962R0722901VXA Q<br>>T  |
| <a href="#">5962R0722902VXA</a> | Active        | Production           | TO (NDT)   3    | 20   JEDEC TRAY (5+1) | -           | Call TI                              | Call TI                           | -55 to 125   | LM117HVHRLQMLV<br>5962R0722961VXA Q<br>ACO<br>5962R0722961VXA Q<br>>T |
| <a href="#">5962R0722902VZA</a> | Active        | Production           | CFP (NAC)   16  | 88   JEDEC TRAY (5+1) | No          | SNPB                                 | Level-1-NA-UNLIM                  | -55 to 125   | LM117HVGWR<br>QMLV Q<br>5962R07229<br>02VZA ACO<br>02VZA >T           |
| 5962R0722961V9A                 | Active        | Production           | DIESALE (Y)   0 | 42   NOT REQUIRED     | Yes         | Call TI                              | Level-1-NA-UNLIM                  | -55 to 125   |                                                                       |
| <a href="#">5962R0722961VXA</a> | Active        | Production           | TO (NDT)   3    | 20   JEDEC TRAY (5+1) | -           | Call TI                              | Call TI                           | -55 to 125   | LM117HVHRLQMLV<br>5962R0722961VXA Q<br>ACO<br>5962R0722961VXA Q<br>>T |
| <a href="#">5962R0722962VZA</a> | Active        | Production           | CFP (NAC)   16  | 88   JEDEC TRAY (5+1) | No          | SNPB                                 | Level-1-NA-UNLIM                  | -55 to 125   | LM117HVGWRL<br>QMLV Q<br>5962R07229<br>62VZA ACO<br>62VZA >T          |
| <a href="#">LM117HVGWRLQMLV</a> | Active        | Production           | CFP (NAC)   16  | 88   JEDEC TRAY (5+1) | No          | SNPB                                 | Level-1-NA-UNLIM                  | -55 to 125   | LM117HVGWRL<br>QMLV Q<br>5962R07229<br>62VZA ACO<br>62VZA >T          |

| Orderable part number          | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6)                                                   |
|--------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|-----------------------------------------------------------------------|
| <a href="#">LM117HVGWRQMLV</a> | Active        | Production           | CFP (NAC)   16  | 88   JEDEC TRAY (5+1) | No          | SNPB                                 | Level-1-NA-UNLIM                  | -55 to 125   | LM117HVGWR<br>QMLV Q<br>5962R07229<br>02VZA ACO<br>02VZA >T           |
| LM117HVH MDE                   | Active        | Production           | DIESALE (Y)   0 | 42   NOT REQUIRED     | Yes         | Call TI                              | Level-1-NA-UNLIM                  | -55 to 125   |                                                                       |
| LM117HVH MDR                   | Active        | Production           | DIESALE (Y)   0 | 42   NOT REQUIRED     | Yes         | Call TI                              | Level-1-NA-UNLIM                  | -55 to 125   |                                                                       |
| <a href="#">LM117HVHRLQMLV</a> | Active        | Production           | TO (NDT)   3    | 20   JEDEC TRAY (5+1) | No          | Call TI                              | Level-1-NA-UNLIM                  | -55 to 125   | LM117HVHRLQMLV<br>5962R0722961VXA Q<br>ACO<br>5962R0722961VXA Q<br>>T |
| <a href="#">LM117HVHRQMLV</a>  | Active        | Production           | TO (NDT)   3    | 20   JEDEC TRAY (5+1) | No          | Call TI                              | Level-1-NA-UNLIM                  | -55 to 125   | LM117HVHRQMLV<br>5962R0722901VXA Q<br>ACO<br>5962R0722901VXA Q<br>>T  |
| <a href="#">LM117HVNAC/EM</a>  | Active        | Production           | CFP (NAC)   16  | 88   JEDEC TRAY (5+1) | No          | SNPB                                 | Level-1-NA-UNLIM                  | 25 to 25     | LM117HVNAC/EM<br>EVAL ONLY<br>T                                       |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**OTHER QUALIFIED VERSIONS OF LM117HVQML-SP :**

- Military : [LM117HVQML](#)

NOTE: Qualified Version Definitions:

- Military - QML certified for Military and Defense Applications






# NAC0016A

## PACKAGE OUTLINE

CFP - 2.33mm max height

CERAMIC FLATPACK



4215198/C 08/2022


### NOTES:

- Controlling dimension is Inch. Values in [ ] are millimeters. Dimensions in ( ) for reference only.
- For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the Texas Instruments website
- Lead 1 identification shall be:
  - A notch or other mark within this area
  - A tab on lead 1, either side
- No JEDEC registration as of December 2021


**NAC0016A**

**CFP - 2.33mm max height**

CERAMIC FLATPACK



## RECOMMENDED LAND PATTERN




4215198/C 08/2022

REVISIONS

| REV | DESCRIPTION                                      | E.C.N.  | DATE       | BY/APP'D               |
|-----|--------------------------------------------------|---------|------------|------------------------|
| A   | RELEASE TO DOCUMENT CONTROL                      | 2197879 | 12/30/2021 | TINA TRAN / ANIS FAUZI |
| B   | NO CHANGE TO DRAWING; REVISION FOR YODA RELEASE; | 2198832 | 02/15/2022 | K. SINCERBOX           |
| C   | .387± .003 WAS .39000±.00012;                    | 2200917 | 08/08/2022 | D. CHIN / K. SINCERBOX |

NDT0003A



CONTROLLING DIMENSION IS INCH  
VALUES IN [ ] ARE MILLIMETERS

MIL-PRF-38535  
CONFIGURATION CONTROL

H03A (Rev D)

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月