

ISO734x-Q1 耐用 EMC 低功耗四通道数字隔离器

1 特性

- 符合汽车应用 应用认证
- 具有符合 AEC-Q100 标准的下列结果：
 - 器件温度 1 级：-40°C 至 125°C 的环境运行温度范围
 - 器件人体模型 (HBM) 分类等级 3A
 - 器件充电器件模型 (CDM) 分类等级 C6
- 信号传输速率：25Mbps 删除了数据表标题中的删除了数据表标题中的
- 输入时使用集成噪声滤波器
- 默认输出高电平和低电平选项
- 低功耗，每通道 I_{CC} 典型值（1Mbps 时）：
 - ISO7340-Q1: 0.9mA（5V 电源）、0.7mA（3.3V 电源）
 - ISO7341-Q1: 1.2mA（5V 电源）、0.9mA（3.3V 电源）
 - ISO7342-Q1: 1.3mA（5V 电源）、0.9mA（3.3V 电源）
- 低传播延迟：典型值 31ns（5V 电源）
- 3.3V 和 5V 电平转换
- 70KV/ μ s 瞬态抗扰度，典型值（5V 电源）
- 优异的电磁兼容性 (EMC)
 - 系统级静电放电 (ESD)、瞬态放电 (EFT) 以及抗浪涌保护
 - 低辐射
- 由 3.3V 和 5V 电源供电
- 宽体小外形尺寸集成电路 (SOIC)-16 封装
- 安全相关认证：
 - 4242 V_{PK} 基本隔离，符合 DIN V VDE V 0884-10 和 DIN EN 61010-1 标准
 - 符合 UL 1577 标准且长达 1 分钟的 3K V_{RMS} 隔离
 - CSA 组件验收通知 5A、IEC 60950-1 和 IEC 61010-1 终端设备标准
 - 已通过 GB4943.1-2011 CQC 认证

2 应用

- 是下列应用中光耦合器的替代产品：
 - 工业现场总线 (Fieldbus)
 - Profibus 现场总线
 - Modbus
 - DeviceNet 数据总线
 - 伺服器控制接口
 - 电机控制
 - 电源
 - 电池组

3 说明

ISO734x-Q1 系列器件可提供符合 UL 1577 标准的长达 1 分钟且高达 3000 V_{RMS} 的电隔离，以及符合 VDE V 0884-10 标准的 4242 V_{PK} 隔离。这些器件具有四个隔离通道，后者由逻辑输入和输出缓冲器组成，并由二氧化硅 (SiO_2) 绝缘隔栅进行隔离。


ISO7340-Q1 器件具有四个正向通道，ISO7341-Q1 器件具有三个正向通道和一个反向通道，ISO7342-Q1 器件具有两个正向通道和两个反向通道。如果出现输入功率或信号损失，默认输出低（订购部件号带有后缀 F）或高（订购部件号不带后缀 F）。有关更多详细信息，请参阅 [器件功能模式](#) 部分。

器件信息⁽¹⁾

器件型号	封装	封装尺寸
ISO7340-Q1	SOIC (16)	10.30mm x 7.50mm
ISO7341-Q1		
ISO7342-Q1		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化电路原理图



V_{CCI} 和 $GNDI$ 分别是输入通道的电源和接地连接。

V_{CCO} 和 $GND0$ 分别是输出的电源和接地连接。



目录

1	特性	1	8	Parameter Measurement Information	15
2	应用	1	9	Detailed Description	17
3	说明	1	9.1	Overview	17
4	修订历史记录	2	9.2	Functional Block Diagram	17
5	说明 (续)	3	9.3	Feature Description	18
6	Pin Configuration and Functions	4	9.4	Device Functional Modes	19
7	Specifications	5	10	Application and Implementation	20
7.1	Absolute Maximum Ratings	5	10.1	Application Information	20
7.2	ESD Ratings	5	10.2	Typical Application	20
7.3	Recommended Operating Conditions	5	11	Power Supply Recommendations	24
7.4	Thermal Information	6	12	Layout	25
7.5	Power Ratings	6	12.1	Layout Guidelines	25
7.6	Insulation Specifications	7	12.2	Layout Example	25
7.7	Safety-Related Certifications	8	13	器件和文档支持	26
7.8	Safety Limiting Values	8	13.1	文档支持	26
7.9	Electrical Characteristics—5-V Supply	9	13.2	相关链接	26
7.10	Supply Current Characteristics—5-V Supply	9	13.3	接收文档更新通知	26
7.11	Electrical Characteristics—3.3-V Supply	10	13.4	社区资源	26
7.12	Supply Current Characteristics—3.3-V Supply	10	13.5	商标	26
7.13	Switching Characteristics—5-V Supply	11	13.6	静电放电警告	26
7.14	Switching Characteristics—3.3-V Supply	11	13.7	Glossary	26
7.15	Insulation Characteristics Curves	12	14	机械、封装和可订购信息	27
7.16	Typical Characteristics	13			

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (August 2016) to Revision B	Page
• 已删除 “增强型”	1


Changes from Original (July 2016) to Revision A	Page
• 已将 CQC 认证从“已计划”更改为“已通过”	1
• Changed the minimum air gap (clearance) parameter (L(I01)) to the external clearance parameter	7
• Changed the minimum external tracking (creepage) parameter (L(I02)) to the external creepage parameter	7
• Changed the input-to-output test voltage parameter (V_{PR}) to the apparent charge parameter (q_{pg})	7
• Changed the typ value for the enable propagation delay, high impedance-to-high output parameter of the FC devices and the typ value for the enable propagation delay, high impedance-to-low output parameter of the C devices from 16 to 16000 in the <i>Switching Characteristics—3.3-V Supply</i> table	11
• 已添加 接收文档更新通知 部分	26

5 说明（续）


这些器件与隔离式电源结合使用，有助于防止数据总线或者其他电路上的噪声电流进入本地接地以及干扰或损坏敏感电路。ISO734x-Q1 器件具有集成噪声滤波器，可适用于严苛工业环境，在这种环境下，短噪声脉冲可能会出现在器件输入引脚上。ISO734x-Q1 器件具有 TTL 输入阈值，工作电压范围为 3V 至 5.5V。凭借创新型芯片设计和布局技术，ISO734x-Q1 系列器件的电磁兼容性得到了显著增强，从而能够实现系统级 ESD、EFT 和浪涌保护并符合辐射标准。

6 Pin Configuration and Functions


**DW Package
16-Pin SOIC
ISO7340-Q1 Top View**



**DW Package
16-Pin SOIC
ISO7341-Q1 Top View**



**DW Package
16-Pin SOIC
ISO7342-Q1 Top View**



Pin Functions

PIN				I/O	DESCRIPTION
NAME	NO.				
	ISO7340-Q1	ISO7341-Q1	ISO7342-Q1		
EN	10	—	—	I	Output enable. All output pins are enabled when EN is high or disconnected and disabled when EN is low.
EN1	—	7	7	I	Output enable 1. Output pins on side-1 are enabled when EN1 is high or disconnected and disabled when EN1 is low.
EN2	—	10	10	I	Output enable 2. Output pins on side-2 are enabled when EN2 is high or disconnected and disabled when EN2 is low.
GND1	2	2	2	—	Ground connection for V _{CC1}
	8	8	8		
GND2	9	9	9	—	Ground connection for V _{CC2}
	15	15	15		
INA	3	3	3	I	Input, channel A
INB	4	4	4	I	Input, channel B
INC	5	5	12	I	Input, channel C
IND	6	11	11	I	Input, channel D
NC	7	—	—	—	No connect pins are floating with no internal connection
OUTA	14	14	14	O	Output, channel A
OUTB	13	13	13	O	Output, channel B
OUTC	12	12	5	O	Output, channel C
OUTD	11	6	6	O	Output, channel D
V _{CC1}	1	1	1	—	Power supply, V _{CC1}
V _{CC2}	16	16	16	—	Power supply, V _{CC2}

7 Specifications

7.1 Absolute Maximum Ratings

See ⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾	V _{CC1} , V _{CC2}	–0.5	6	V
	Voltage	INx, OUTx, ENx	–0.5	V _{CC} + 0.5 ⁽³⁾	V
I _O	Output current			±15	mA
T _J	Maximum junction temperature			150	°C
T _{stg}	Storage temperature		–65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
		Charged-device model (CDM), per AEC Q100-011	±1500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage	3		5.5	V
I _{OH}	High-level output current	–4			mA
I _{OL}	Low-level output current			4	mA
V _{IH}	High-level input voltage	2		5.5	V
V _{IL}	Low-level input voltage	0		0.8	V
t _{ui}	Input pulse duration	40			ns
1 / t _{ui}	Signaling rate	0		25	Mbps
T _J	Junction temperature ⁽¹⁾			136	°C
T _A	Ambient temperature	–40	25	125	°C

- (1) To maintain the recommended operating conditions for T_J, see the [Thermal Information](#) table.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO734x-Q1	UNIT
		DW (SOIC)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	41	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	15.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	42.5	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Power Ratings

$V_{CC1} = V_{CC2} = 5.5\text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15\text{ pF}$, Input a 12.5-MHz 50% duty cycle square wave

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation by both sides of ISO7340-Q1				92	mW
P_{D1}	Maximum power dissipation by side-1 of ISO7340-Q1				24	
P_{D2}	Maximum power dissipation by side-2 of ISO7340-Q1				68	
P_D	Maximum power dissipation by both sides of ISO7341-Q1				102	mW
P_{D1}	Maximum power dissipation by side-1 of ISO7341-Q1				42	
P_{D2}	Maximum power dissipation by side-2 of ISO7341-Q1				60	
P_D	Maximum power dissipation by both sides of ISO7342-Q1				111	mW
P_{D1}	Maximum power dissipation by side-1 of ISO7342-Q1				55.5	
P_{D2}	Maximum power dissipation by side-2 of ISO7342-Q1				55.5	

7.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>13	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
	Material group		II	
	Overvoltage Category	Rated mains voltage ≤ 300 V _{RMS}	I–IV	
		Rated mains voltage ≤ 600 V _{RMS}	I–III	
		Rated mains voltage ≤ 1000 V _{RMS}	I-II	
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V _{PK}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} ; t = 60 s (qualification); t = 1 s (100% production)	4242	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50 μs waveform, V _{TEST} = 1.3 × V _{IOSM} = 7800 V _{PK} (qualification)	6000	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a: After I/O safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} = 1697 V _{PK} , t _m = 10 s	≤5	pC
		Method a: After environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 × V _{IORM} = 2262 V _{PK} , t _m = 10 s	≤5	
		Method b1: At routine test (100% production) and preconditioning (type test) V _{ini} = V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.875 × V _{IORM} = 2651 V _{PK} , t _m = 1 s (100% production)	≤5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 sin (2πft), f = 1 MHz	2.4	pF
R _{IO}	Isolation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V, T _A = 25°C	>10 ¹²	Ω
		V _{IO} = 500 V, 100°C ≤ T _A ≤ x°C	>10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} = 3000 V _{RMS} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{ISO} = 3600 V _{RMS} , t = 1 s (100% production)	3000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device

7.7 Safety-Related Certifications

VDE	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1, and IEC 61010-1	Recognized component under UL 1577	Certified according to GB4943.1-2011
Basic Insulation; Maximum Transient Overvoltage, 4242 V _{PK} ; Maximum Surge Isolation Voltage, 6000 V _{PK} ; Maximum Repetitive Peak Isolation Voltage, 1414 V _{PK}	800 V _{RMS} Basic Insulation and 400 V _{RMS} Reinforced Insulation working voltage per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.+A1+A2; 300 V _{RMS} Basic Insulation working voltage per CSA 61010-1-12 and IEC 61010-1 3rd Ed.	Single protection, 3000 V _{RMS}	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage
Certificate number: 40016131	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716

7.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S Safety input, output, or supply current	R _{θJA} = 78.4 °C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see Figure 1			290	mA
	R _{θJA} = 78.4 °C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see Figure 1			443	
T _S Safety temperature				150	

- (1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

7.9 Electrical Characteristics—5-V Supply

V_{CC1} and V_{CC2} at 5 V $\pm$ 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$I_{OH} = -4$ mA; see Figure 14	$V_{CCO}^{(1)} - 0.5$	4.7		V
	$I_{OH} = -20$ μ A; see Figure 14	$V_{CCO}^{(1)} - 0.1$	5		
V_{OL} Low-level output voltage	$I_{OL} = 4$ mA; see Figure 14		0.2	0.4	V
	$I_{OL} = 20$ μ A; see Figure 14		0	0.1	
$V_{I(HYS)}$ Input threshold voltage hysteresis			480		mV
I_{IH} High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10	μ A
I_{IL} Low-level input current	$V_{IL} = 0$ V at INx or ENx	-10			μ A
CMTI Common-mode transient immunity	$V_I = V_{CC}$ or 0 V; see Figure 17	25	70		kV/ μ s
C_I Input capacitance ⁽²⁾	$V_I = V_{CC}/2 + 0.4 \sin(2\pi ft)$, $f = 1$ MHz, $V_{CC} = 5$ V		3.4		pF

(1) V_{CCO} is supply voltage, V_{CC1} or V_{CC2} , for the output channel being measured.

(2) Measured from input pin to ground.

7.10 Supply Current Characteristics—5-V Supply

All inputs switching with square wave clock signal for dynamic I_{CC} measurement. V_{CC1} and V_{CC2} at 5 V $\pm$ 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7340-Q1							
Supply current	EN = 0 V	Disable	I _{CC1}	0.6	1.4	mA	
			I _{CC2}	0.4	0.8		
	DC Signal: V _I = V _{CC} or 0 V, AC Signal: All channels switching with square wave clock input; C _L = 15 pF	DC to 1 Mbps	I _{CC1}	0.6	1.4		
			I _{CC2}	3.2	4.8		
		10 Mbps	I _{CC1}	1.4	2.3		
			I _{CC2}	5.6	7.1		
		25 Mbps	I _{CC1}	2.7	4		
			I _{CC2}	9.3	12		
ISO7341-Q1							
Supply current	EN1 = EN2 = 0 V	Disable	I _{CC1}	0.8	1.8	mA	
			I _{CC2}	0.7	1.3		
	DC Signal: V _I = V _{CC} or 0 V, AC Signal: All channels switching with square wave clock input; C _L = 15 pF	DC to 1 Mbps	I _{CC1}	2	3.2		
			I _{CC2}	2.9	4.4		
		10 Mbps	I _{CC1}	3.2	4.5		
			I _{CC2}	4.9	6.5		
		25 Mbps	I _{CC1}	5	7		
			I _{CC2}	7.8	11		
ISO7342-Q1							
Supply current	EN1 = EN2 = 0 V	Disable	I _{CC1} , I _{CC2}	0.7	1.6	mA	
	DC Signal: V _I = V _{CC} or 0 V, AC Signal: All channels switching with square wave clock input; C _L = 15 pF	DC to 1 Mbps	I _{CC1} , I _{CC2}	2.5	4		
		10 Mbps	I _{CC1} , I _{CC2}	4.1	5.6		
		25 Mbps	I _{CC1} , I _{CC2}	6.4	9		

7.11 Electrical Characteristics—3.3-V Supply

V_{CC1} and V_{CC2} at 3.3 V $\pm$ 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$I_{OH} = -4$ mA; see Figure 14	$V_{CCO}^{(1)} - 0.5$	3		V
	$I_{OH} = -20$ μ A; see Figure 14	$V_{CCO}^{(1)} - 0.1$	3.3		
V_{OL} Low-level output voltage	$I_{OL} = 4$ mA; see Figure 14		0.2	0.4	V
	$I_{OL} = 20$ μ A; see Figure 14		0	0.1	
$V_{I(HYS)}$ Input threshold voltage hysteresis			450		mV
I_{IH} High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10	μ A
I_{IL} Low-level input current	$V_{IL} = 0$ V at INx or ENx	-10			μ A
CMTI Common-mode transient immunity	$V_I = V_{CC}$ or 0 V; see Figure 17	25	50		kV/ μ s

(1) V_{CCO} is supply voltage, V_{CC1} or V_{CC2} , for the output channel being measured.

7.12 Supply Current Characteristics—3.3-V Supply

All inputs switching with square wave clock signal for dynamic I_{CC} measurement. V_{CC1} and V_{CC2} at 3.3 V $\pm$ 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7340-Q1							
Supply current	EN = 0 V	Disable	I _{CC1}		0.4	0.7	mA
			I _{CC2}		0.3	0.6	
	DC Signal: V _I = V _{CC} or 0 V, AC Signal: All channels switching with square wave clock input; C _L = 15 pF	DC to 1 Mbps	I _{CC1}		0.4	0.7	
			I _{CC2}		2.3	3.6	
		10 Mbps	I _{CC1}		0.9	1.3	
			I _{CC2}		3.9	5.1	
		25 Mbps	I _{CC1}		1.6	2.4	
			I _{CC2}		6.3	8	
ISO7341-Q1							
Supply current	EN1 = EN2 = 0 V	Disable	I _{CC1}		0.6	1	mA
			I _{CC2}		0.5	0.8	
	DC Signal: V _I = V _{CC} or 0 V, AC Signal: All channels switching with square wave clock input; C _L = 15 pF	DC to 1 Mbps	I _{CC1}		1.4	2.3	
			I _{CC2}		2.2	3.2	
		10 Mbps	I _{CC1}		2.2	3	
			I _{CC2}		3.4	4.5	
		25 Mbps	I _{CC1}		3.3	4.7	
			I _{CC2}		5.2	7.2	
ISO7342-Q1							
Supply current	EN1 = EN2 = 0 V	Disable	I _{CC1} , I _{CC2}		0.5	0.9	mA
	DC Signal: V _I = V _{CC} or 0 V, AC Signal: All channels switching with square wave clock input; C _L = 15 pF	DC to 1 Mbps	I _{CC1} , I _{CC2}		1.8	2.8	
		10 Mbps	I _{CC1} , I _{CC2}		2.8	4	
		25 Mbps	I _{CC1} , I _{CC2}		4.3	5.8	

7.13 Switching Characteristics—5-V Supply

V_{CC1} and V_{CC2} at 5 V $\pm$ 10% (over recommended operating conditions unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay time		See Figure 14	20	31	58	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $					4	ns
$t_{sk(o)}$ ⁽²⁾	Channel-to-channel output skew time		Same-direction Channels			2.5	ns
			Opposite-direction Channels			17	ns
$t_{sk(pp)}$ ⁽³⁾	Part-to-part skew time					23	ns
t_r	Output signal rise time		See Figure 14		2.1		ns
t_f	Output signal fall time				1.7		ns
t_{PHZ}	Disable propagation delay, high-to-high impedance output		See Figure 15		7	13	ns
t_{PLZ}	Disable propagation delay, low-to-high impedance output				7	13	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output	ISO734xCQDWQ1 and ISO734xCQDWRQ1			7	13	ns
		ISO734xFCQDWQ1 and ISO734xFCQDWRQ1			15000	23000 ⁽⁴⁾	
t_{PZL}	Enable propagation delay, high impedance-to-low output	ISO734xCQDWQ1 and ISO734xCQDWRQ1			15000	23000 ⁽⁴⁾	ns
		ISO734xFCQDWQ1 and ISO734xFCQDWRQ1			7	13	
t_{IS}	Fail-safe output delay time from input power loss		See Figure 16		9.4		μ s

(1) Also known as *Pulse Skew*.

(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate should be $\leq$ 43 Kbps.

7.14 Switching Characteristics—3.3-V Supply

V_{CC1} and V_{CC2} at 3.3 V $\pm$ 10% (over recommended operating conditions unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay time		See Figure 14	22	35	66	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $					2.5	
$t_{sk(o)}$ ⁽²⁾	Channel-to-channel output skew time		Same-direction Channels			3	
			Opposite-direction Channels			16	
$t_{sk(pp)}$ ⁽³⁾	Part-to-part skew time					28	
t_r	Output signal rise time		See Figure 14		2.8		ns
t_f	Output signal fall time				2.1		
t_{PHZ}	Disable propagation delay, high-to-high impedance output		See Figure 15		9	18	ns
t_{PLZ}	Disable propagation delay, low-to-high impedance output				9	18	
t_{PZH}	Enable propagation delay, high impedance-to-high output	ISO734xCQDWQ1 and ISO734xCQDWRQ1			9	18	
		ISO734xFCQDWQ1 and ISO734xFCQDWRQ1			16000	24000 ⁽⁴⁾	
t_{PZL}	Enable propagation delay, high impedance-to-low output	ISO734xCQDWQ1 and ISO734xCQDWRQ1			16000	24000 ⁽⁴⁾	
		ISO734xFCQDWQ1 and ISO734xFCQDWRQ1			9	18	
t_{IS}	Fail-safe output delay time from input power loss		See Figure 16		9.4		μ s

(1) Also known as *Pulse Skew*.

(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate should be $\leq$ 45 Kbps.

7.15 Insulation Characteristics Curves




Figure 1. Thermal Derating Curve for Limiting Current per VDE

7.16 Typical Characteristics




Figure 2. ISO7340-Q1 Supply Current vs Data Rate (15-pF Load)




Figure 3. ISO7340-Q1 Supply Current vs Data Rate (No Load)




Figure 4. ISO7341x-Q1 Supply Current vs Data Rate (15-pF Load)




Figure 5. ISO7341x-Q1 Supply Current vs Data Rate (No Load)




Figure 6. ISO7342x-Q1 Supply Current vs Data Rate (15-pF Load)











Figure 7. ISO7342x-Q1 Supply Current vs Data Rate (No Load)


Typical Characteristics (continued)

Figure 8. High-Level Output Voltage vs High-level Output Current

Figure 9. Low-Level Output Voltage vs Low-Level Output Current

Figure 10. Power Supply Undervoltage Threshold vs Free-Air Temperature

Figure 11. Propagation Delay Time vs Free-Air Temperature

Figure 12. Input Glitch Suppression Time vs Free-Air Temperature

Figure 13. Output Jitter vs Data Rate

8 Parameter Measurement Information




- The input pulse is supplied by a generator having the following characteristics: PRR $\leq$ 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$. At the input, 50Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 14. Switching Characteristics Test Circuit and Voltage Waveforms




- The input pulse is supplied by a generator having the following characteristics: PRR $\leq$ 10 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$.
- $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 15. Enable/Disable Propagation Delay Time Test Circuit and Waveform

Parameter Measurement Information (continued)


A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 16. Failsafe Delay Time Test Circuit and Voltage Waveforms


A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 17. Common-Mode Transient Immunity Test Circuit

9 Detailed Description

9.1 Overview

The isolator in Figure 18 is based on a capacitive isolation-barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency (HF) channel with a bandwidth from 100 kbps up to 25 Mbps, and a low-frequency (LF) channel covering the range from 100 kbps down to DC.

In principle, a single-ended input signal entering the HF channel is split into a differential signal through the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transient pulses, which then are converted into CMOS levels by a comparator. The transient pulses at the input of the comparator can be either above or below the common-mode voltage V_{REF} depending on whether the input bit transitioned from 0 to 1 or 1 to 0. The comparator threshold is adjusted based on the expected bit transition. A decision logic (DCL) at the output of the HF channel comparator measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high-frequency to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

9.2 Functional Block Diagram




Figure 18. Conceptual Block Diagram of a Digital Capacitive Isolator

9.3 Feature Description

The ISO734x-Q1 family of devices are available in multiple channel configurations and default output state options to enable wide variety of application uses.

ORDERABLE DEVICE	CHANNEL DIRECTION	RATED ISOLATION	MAXIMUM DATA RATE	DEFAULT OUTPUT
ISO7340CQDWQ1 and ISO7340CQDWRQ1	4 Forward, 0 Reverse	3000 V _{RMS} / 4242 V _{PK} ⁽¹⁾	25 Mbps	High
ISO7340FCQDWQ1 and ISO7340FCQDWRQ1				Low
ISO7341CQDWQ1 and ISO7341CQDWRQ1	3 Forward, 1 Reverse			High
ISO7341FCQDWQ1 and ISO7341FCQDWRQ1				Low
ISO7342CQDWQ1 and ISO7342CQDWRQ1	2 Forward, 2 Reverse			High
ISO7342FCQDWQ1 and ISO7342FCQDWRQ1				Low

(1) See the [Safety-Related Certifications](#) section for detailed isolation ratings.

9.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge, and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO734x-Q1 family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

9.4 Device Functional Modes

Table 1 lists the functional modes for the ISO734x-Q1 family of devices.

Table 1. Function Table⁽¹⁾

V _{CCI}	V _{CCO}	INPUT (IN _x)	OUTPUT ENABLE (EN _x)	OUTPUT (OUT _x)	
				ISO734xCQDWQ1 AND ISO734xCQDWRQ1	ISO734xFCQDWQ1 AND ISO734xFCQDWRQ1
PU	PU	H	H or Open	H	H
		L	H or Open	L	L
		X	L	Z	Z
		Open	H or Open	H ⁽²⁾	L ⁽³⁾
PD	PU	X	H or Open	H ⁽²⁾	L ⁽³⁾
X	PU	X	L	Z	Z
X	PD	X	X	Undetermined	Undetermined

(1) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}; PU = Powered up (V_{CC} ≥ 3 V); PD = Powered down (V_{CC} ≤ 2.1 V); X = Irrelevant; H = High level; L = Low level; Z = High Impedance

(2) In fail-safe condition, output defaults to high level

(3) In fail-safe condition, output defaults to low level

9.4.1 Device I/O Schematics




Figure 19. Device I/O Schematics

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The ISO734x-Q1 family of devices use single-ended TTL-logic switching technology. The supply voltage range is from 3 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

10.2 Typical Application

10.2.1 Isolated Data Acquisition System for Process Control

The -Q1 family of devices combined with Texas Instruments' precision analog-to-digital converter and mixed signal micro-controller can create an advanced isolated data acquisition system as shown in [Figure 20](#).




Figure 20. Isolated Data-Acquisition System for Process Control

Typical Application (continued)

10.2.1.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO734-Q1 family of devices only requires two external bypass capacitors to operate.

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Typical Supply Current Equations

For the equations in this section, the following is true:

- I_{CC1} and I_{CC2} are typical supply currents measured in mA
- f is data rate measured in Mbps
- C_L is the capacitive load measured in pF

10.2.1.2.1.1 ISO7340-Q1

At $V_{CC1} = V_{CC2} = 5\text{ V}$:

$$I_{CC1} = 0.54366 + (0.0873 \times f) \quad (1)$$

$$I_{CC2} = 2.74567 + (0.08433 \times f) + (0.01 \times f \times C_L) \quad (2)$$

At $V_{CC1} = V_{CC2} = 3.3\text{ V}$:

$$I_{CC1} = 0.3437 + (0.04922 \times f) \quad (3)$$

$$I_{CC2} = 2.1068 + (0.04374 \times f) + (0.007045 \times f \times C_L) \quad (4)$$

10.2.1.2.1.2 ISO7341-Q1

At $V_{CC1} = V_{CC2} = 5\text{ V}$:

$$I_{CC1} = 1.7403 + (0.1006 \times f) + (0.001711 \times f \times C_L) \quad (5)$$

$$I_{CC2} = 2.502 + (0.09629 \times f) + (0.00687 \times f \times C_L) \quad (6)$$

At $V_{CC1} = V_{CC2} = 3.3\text{ V}$:

$$I_{CC1} = 1.2915 + (0.046 \times f) + (0.00185 \times f \times C_L) \quad (7)$$

$$I_{CC2} = 1.8833 + (0.0566 \times f) + (0.004514 \times f \times C_L) \quad (8)$$

10.2.1.2.1.3 ISO7342-Q1

At $V_{CC1} = V_{CC2} = 5\text{ V}$:

$$I_{CC1}, I_{CC2} = 2.1254 + (0.08694 \times f) + (0.004868 \times f \times C_L) \quad (9)$$

At $V_{CC1} = V_{CC2} = 3.3\text{ V}$:

$$I_{CC1}, I_{CC2} = 1.5912 + (0.0410 \times f) + (0.003785 \times f \times C_L) \quad (10)$$




Figure 21. Typical ISO7340-Q1 Circuit Hook-up




Figure 22. Typical ISO7341-Q1 Circuit Hook-up

Typical Application (continued)




Figure 23. Typical ISO7342-Q1 Circuit Hook-up

10.2.1.3 Application Curves

The typical eye diagrams of the ISO734x-Q1 family of devices indicate low jitter and a wide open eye at the maximum data rate of 25 Mbps.




Figure 24. Eye Diagram at 25 Mbps, 5 V and 25°C




Figure 25. Eye Diagram at 25 Mbps, 3.3 V and 25°C

Typical Application (continued)

10.2.3 Typical Application for RS-232 Interface

Typical isolated RS-232 interface implementation is shown in Figure 27.




Figure 27. Isolated RS-232 Interface

10.2.3.1 Design Requirements

Refer to [Isolated Data Acquisition System for Process Control](#) for the design requirements.

10.2.3.2 Detailed Design Procedure

Refer to [Isolated Data Acquisition System for Process Control](#) for the detailed design procedures.

10.2.3.3 Application Curves

Refer to [Isolated Data Acquisition System for Process Control](#) for the application curves.

11 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1-µF bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501-Q1](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501-Q1 Transformer Driver for Isolated Power Supplies](#).

12 Layout

12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 28](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the [Digital Isolator Design Guide](#).

12.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

12.2 Layout Example




Figure 28. Recommended Layer Stack

13 器件和文档支持

13.1 文档支持

13.1.1 相关文档

请参阅如下相关文档：

- [隔离相关术语](#)
- [数字隔离器设计指南](#)
- [《SN6501-Q1 用于隔离电源的变压器驱动器》](#)

13.2 相关链接

下面的表格列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

表 2. 相关链接

器件	产品文件夹	立即订购	技术文档	工具和软件	支持和社区
ISO7340-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ISO7341-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ISO7342-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

13.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。请单击右上角的 [通知我](#) 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

13.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

13.7 Glossary

[SLYZ022](#) — *TI Glossary*.


This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页中包括机械封装、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参见左侧的导航栏。


DW0016B
PACKAGE OUTLINE
SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016B
SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO7340CQDWQ1	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340CQ
ISO7340CQDWQ1.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340CQ
ISO7340CQDWQ1.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340CQ
ISO7340CQDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340CQ
ISO7340CQDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340CQ
ISO7340CQDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340CQ
ISO7340FCQDWQ1	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340FCQ
ISO7340FCQDWQ1.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340FCQ
ISO7340FCQDWQ1.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340FCQ
ISO7340FCQDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340FCQ
ISO7340FCQDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340FCQ
ISO7340FCQDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7340FCQ
ISO7341CQDWQ1	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341CQ
ISO7341CQDWQ1.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341CQ
ISO7341CQDWQ1.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341CQ
ISO7341CQDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341CQ
ISO7341CQDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341CQ
ISO7341CQDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341CQ
ISO7341FCQDWQ1	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341FCQ
ISO7341FCQDWQ1.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341FCQ
ISO7341FCQDWQ1.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341FCQ
ISO7341FCQDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341FCQ
ISO7341FCQDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341FCQ
ISO7341FCQDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7341FCQ
ISO7342CQDWQ1	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342CQ
ISO7342CQDWQ1.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342CQ
ISO7342CQDWQ1.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342CQ
ISO7342CQDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342CQ
ISO7342CQDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342CQ

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO7342CQDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342CQ
ISO7342FCQDWQ1	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342FCQ
ISO7342FCQDWQ1.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342FCQ
ISO7342FCQDWQ1.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342FCQ
ISO7342FCQDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342FCQ
ISO7342FCQDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342FCQ
ISO7342FCQDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7342FCQ

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7340CQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7340FCQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7341CQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7341FCQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7342CQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7342FCQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7340CQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7340FCQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7341CQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7341FCQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7342CQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7342FCQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISO7340CQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7340CQDWQ1.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7340CQDWQ1.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7340FCQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7340FCQDWQ1.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7340FCQDWQ1.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7341CQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7341CQDWQ1.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7341CQDWQ1.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7341FCQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7341FCQDWQ1.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7341FCQDWQ1.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7342CQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7342CQDWQ1.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7342CQDWQ1.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7342FCQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7342FCQDWQ1.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7342FCQDWQ1.B	DW	SOIC	16	40	506.98	12.7	4826	6.6

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司