



SLLSE18-JANUARY 2010

1-Mbps QUAD DIGITAL ISOLATORS

Check for Samples: ISO7241A-EP

FEATURES

www.ti.com


- 4000-V_{peak} Isolation, 560-V_{peak} V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1, IEC 60950-1 and CSA Approved
- 4-kV ESD Protection
- Operates With 3.3-V or 5-V Supplies
- Typical 25-Year Life at Rated Working Voltage (See Application Note (SLLA197) and Figure 10)
- High Electromagnetic Immunity
 (See Application Report (SLLA181))

APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Additional temperature ranges available - contact factory

DESCRIPTION

See the Product Notification section. The ISO7241A is a quad-channel digital isolator with multiple channel configurations and output enable functions. This device has logic input and output buffers separated by TI's silicon dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, this device blocks high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7241A has three channels the same direction and one channel in opposition.

This device has TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device.

A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (See ISO7240CF (SLLS869) or contact TI for a logic low failsafe option).

The ISO7241A may be powered from either 3.3-V or 5-V supplies on either side in any 3.3-V / 3.3-V, 5-V / 5-V, 5-V / 3.3-V, or 3.3-V / 5-V combination. Note that the signal input pins are 5-V tolerant regardless of the voltage supply level being used.

This device is characterized for operation over the ambient temperature range of -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ISO7241A-EP



SLLSE18-JANUARY 2010

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTION DIAGRAM




Table 1. Device Function Table⁽¹⁾

INPUT V _{CC}	OUTPUT V _{CC}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
PU	PU	L	H or Open	L
PU		Х	L	Z
		Open	H or Open	Н
PD	PU	Х	H or Open	Н
PD	PU	Х	L	Z

(1) PU = Powered Up; PD = Powered Down ; X = Irrelevant; H = High Level; L = Low Level **Table 2. ORDERING INFORMATION**⁽¹⁾

T _A	PACKAGE ⁽²	2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	DW	Reel	ISO7241AMDWREP	ISO7241AM

 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

					VALUE	UNIT
V_{CC}	Supply voltag	ge ⁽²⁾ , V _{CC1} , V _{CC2}			–0.5 to 6	V
VI	Voltage at IN	Voltage at IN, OUT, EN Output current			–0.5 to 6	V
I _O	Output currer	nt			±15	mA
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4	
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
		Machine Model	ANSI/ESDS5.2-1996		±200	V
TJ	Maximum junction temperature					°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}	3.15		5.5	V
I _{OH}	High-level output current			4	mA
I _{OL}	Low-level output current	-4			mA
t _{ui}	Input pulse width	1			μs
1/t _{ui}	Signaling rate	0		1000	kbps
V_{IH}	High-level input voltage (IN) (EN on all devices)	2		V_{CC}	V
VIL	Low-level input voltage (IN) (EN on all devices)	0		0.8	V
TJ	Junction temperature			150	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

TEXAS INSTRUMENTS

www.ti.com

SLLSE18-JANUARY 2010

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPL	Y CURRENT	-					
	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		0.5	11	··· A	
I _{CC1}	1 Mbps	EN ₂ at 3 V		6.5	11	mA	
	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		13	20	(
I _{CC2}	1 Mbps	EN ₂ at 3 V		13	20	mA	
ELECTI	RICAL CHARACTERISTICS						
I _{OFF}	Sleep mode output current	EN at 0 V, Single channel		0		μA	
.,	High-level output voltage	I _{OH} = -4 mA, See Figure 1	V _{CC} – 0.8		V		
V _{OH}		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1			v	
V		I _{OL} = 4 mA, See Figure 1			0.4	V	
V _{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 1			0.1	v	
V _{I(HYS)}	Input voltage hysteresis			150		mV	
I _{IH}	High-level input current	$ \mathbf{h} $ from $0.1/10.1/10$			10		
IIL	Low-level input current	IN from 0 V to V _{CC}	-10			μA	
CI	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF	
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 4	25	50		kV/µs	

 $\begin{array}{ll} \mbox{(1)} & \mbox{For the 5-V operation, V}_{CC1} \mbox{ or V}_{CC2} \mbox{ is specified from 4.5 V to 5.5 V.} \\ & \mbox{For the 3-V operation, V}_{CC1} \mbox{ or V}_{CC2} \mbox{ is specified from 3.15 V to 3.6 V.} \end{array}$

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	See Figure 1	40		95	20
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Figure 1			10	ns
t _{sk(o)}	Channel-to-channel output skew ⁽²⁾				2	ns
t _r	Output signal rise time	See Figure 1		2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Cas Figure 0		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		12		μs

(1) Also referred to as pulse skew.

(2) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



SLLSE18-JANUARY 2010

www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPL	Y CURRENT	•					
	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		0.5			
I _{CC1}	1 Mbps	EN ₂ at 3 V		6.5	11	mA	
	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		8	13	~ ^	
I _{CC2}	1 Mbps	EN ₂ at 3 V		8	13	mA	
ELECT	RICAL CHARACTERISTICS		·		·		
I _{OFF}	Sleep mode output current	EN at 0 V, Single channel		0		μA	
V _{OH}	High-level output voltage	I _{OH} = -4 mA, See Figure 1 (5-V side)	V _{CC} – 0.8			V	
		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1			v	
V		I _{OL} = 4 mA, See Figure 1			0.4	V	
V _{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 1			0.1	V	
V _{I(HYS)}	Input voltage hysteresis			150		mV	
I _{IH}	High-level input current	IN from 0 \/ to \/			10		
I _{IL}	Low-level input current	IN from 0 V to V _{CC}	-10			μA	
CI	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF	
CMTI	Common-mode transient immunity	$V_1 = V_{CC}$ or 0 V, See Figure 4	25	50		kV/µs	

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	See Figure 1	40		100	20
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Figure 1			11	ns
t _{sk(o)}	Channel-to-channel output skew (2)				3	ns
t _r	Output signal rise time			2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output			15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		18		μs

(1) Also known as pulse skew

(2) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

TEXAS INSTRUMENTS

www.ti.com

SLLSE18-JANUARY 2010

ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT	•		*			
	Quiescent	$V_{I} = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V			4	7	
I _{CC1}	1 Mbps	$v_{I} = v_{CC}$ or 0 v, All channels, no	load, EN_1 at 3 V, EN_2 at 3 V		4	7	mA
	Quiescent				13	20	
I _{CC2}	1 Mbps	$V_{I} = V_{CC}$ or 0 V, All channels, no	load, EN_1 at 3 V, EN_2 at 3 V		13	20	mA
ELECTR	RICAL CHARACTERISTICS	•		•			
I _{OFF}	Sleep mode output current	EN at V _{CC} , Single channel			0		μA
V _{OH}	High-level output voltage	I _{OH} = -4 mA, See Figure 1	(5-V side)	V _{CC} – 0.8			V
		$I_{OH} = -20 \ \mu A$, See Figure 1		V _{CC} – 0.1			v
V		I_{OL} = 4 mA, See Figure 1 I_{OL} = 20 µA, See Figure 1				0.4	V
V _{OL}	Low-level output voltage					0.1	v
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current					10	۵
I _{IL}	Low-level input current	IN from 0 V to V _{CC}		-10			μA
CI	Input capacitance to ground	IN at V _{CC} , V _I = 0.4 sin (4E6 π t)			2		pF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 4		25	50		kV/µs

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{cc1} at 3.3-V and V_{cc2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay		40		100	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Figure 1			11	ns
t _{sk(o)}	Channel-to-channel output skew ⁽²⁾				2.5	ns
t _r	Output signal rise time	See Figure 1		2		
t _f	Output signal fall time			2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output			15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		12		μs

(1) Also known as pulse skew

(2) $t_{sk(0)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

6



SLLSE18-JANUARY 2010

www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 $V^{(1)}$ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPL	Y CURRENT		į				
	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V,		4	7	A	
I _{CC1}	1 Mbps	EN ₂ at 3 V		4	7	mA	
	Quiescent	$V_{I} = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V,		8	13	A	
I _{CC2}	1 Mbps	EN ₂ at 3 V		8	13	mA	
ELECT	RICAL CHARACTERISTICS		·				
I _{OFF}	Sleep mode output current	EN at 0 V, single channel		0		μA	
.,	High-level output voltage	I _{OH} = -4 mA, See Figure 1	$V_{CC} - 0.4$			V	
V _{OH}		$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1			v	
V		I _{OL} = 4 mA, See Figure 1			0.4	V	
V _{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 1			0.1	V	
V _{I(HYS)}	Input voltage hysteresis			150		mV	
I _{IH}	High-level input current				10		
IIL	Low-level input current	IN from 0 V or V _{CC}	-10			μA	
CI	Input capacitance to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		2		pF	
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/µs	

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	See Figure 1	45		110	~~
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	See Figure 1			12	ns
t _{sk(o)}	Channel-to-channel output skew ⁽²⁾				3.5	
t _r	Output signal rise time	- See Figure 1		2		ns
t _f	Output signal fall time			2		
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output			15	20	~~
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		18		μs

(1) Also referred to as pulse skew.


(2) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



www.ti.com


SLLSE18-JANUARY 2010


PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z₀ = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms





- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.


Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform



SLLSE18-JANUARY 2010


www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω .

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform


www.ti.com

DEVICE INFORMATION

PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	8.34			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
CIO	Barrier capacitance Input to output	V _I = 0.4 sin (4E6πt)		2		pF
CI	Input capacitance to ground	V _I = 0.4 sin (4E6πt)		2		pF

DEVICE I/O SCHEMATICS



REGULATORY INFORMATION

VDE CSA		UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾
File Number: 40016131	File Number: 1698195	File Number: E181974

(1) Production tested \geq 3000 Vrms for 1 second in accordance with UL 1577.

THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ_{JA}	lunation to air	Low-K Thermal Resistance ⁽¹⁾		168		00444
	Junction-to-air	High-K Thermal Resistance	96.1			°C/W
θ_{JB}	Junction-to-Board Thermal Resistance			61		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance			48		°C/W
PD	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, \text{ T}_{\text{J}} = 150^{\circ}\text{C}, \text{ C}_{\text{L}} = 15 \text{ pF},$ Input a 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

ISO7241A-EP








TEXAS INSTRUMENTS

www.ti.com

SLLSE18-JANUARY 2010

APPLICATION INFORMATION





LIFE EXPECTANCY vs. WORKING VOLTAGE




Figure 10. Time-Dependant Dielectric Breakdown Testing Results

12 Submit Documentation Feedback



www.ti.com

PRODUCT NOTIFICATION

An ISO7241A anomaly occurs when a negative-going pulse below the specified 1-µs minimum bit width is input to the device. The output locks in a logic-low condition until the next rising edge occurs after a 1-µs period.

Positive noise edges in pulses of less than the minimum specified 1 µs have no effect on the device, and are properly filtered.

To prevent noise from interfering with ISO7241A performance, it is recommended that an appropriately sized capacitor be placed on each input of the device




Figure 11. ISO7241A Anomaly



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
ISO7241AMDWREP	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7241AM
ISO7241AMDWREP.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7241AM
V62/10606-01XE	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7241AM

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7241AMDWREP	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Mar-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ISO7241AMDWREP	SOIC	DW	16	2000	350.0	350.0	43.0	

DW 16

GENERIC PACKAGE VIEW

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DW0016B



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



DW0016B

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0016B

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated