

ISO7231C-Q1 高速三通道数字隔离器

1 特性

- 符合汽车应用要求
- 25Mbps 信令速率选项
 - 低通道间输出偏移：
 - 低脉宽失真度 (PWD)
 - 低抖动内容；速率为 25Mbps 时的典型值为 1ns
- 额定工作电压下的使用寿命典型值为 25 年
(请参阅[隔离寿命预测](#))
- 4kV ESD 保护
- 由 3.3V 和 5V 电源供电
- -40°C 至 125°C 工作温度范围
- 安全相关认证
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 组件认证计划
 - IEC 61010-1、IEC 62368-1 认证

2 应用

- 工厂自动化
 - Modbus
 - Profibus™
 - DeviceNet™ 数据总线
- 计算机外设接口
- 伺服器控制接口
- 数据采集

3 说明

ISO7231C-Q1 是三通道数字隔离器，具有多个通道配置和输出使能功能。这些器件具有由 TI 的二氧化硅

(SiO_2) 隔离栅进行隔离的逻辑输入和输出缓冲器。当与隔离电源结合使用时，这些器件可阻止高电压和隔离接地，并可防止数据总线或其他电路上的噪声电流进入本地接地或对敏感电路造成干扰或损坏。

ISO7231C-Q1 具有两个单向通道和一个反向通道。这些器件具有高电平有效输出使能端，当驱动至低电平时，会将输出置于高阻抗状态。

ISO7231C-Q1 具有 TTL 输入阈值，并且在输入端具有噪声滤波器，可防止持续时间高达 2ns 的瞬态脉冲传递到器件的输出端。

在每个器件中，电路将跨越隔离层发送定期更新脉冲，以提供适当的直流输出电平。如果没有收到此直流更新脉冲，则会假定输入未通电，或者未主动驱动，失效防护电路会将输出驱动至逻辑高电平状态。（请联系 TI 以获得低电平有效选项）。

这些器件需要两个 3.3V 和 5V 电源电压或二者的任意组合。通过 3.3V 电源供电时，所有输入均可耐受 5V 电压，所有输出均为 4mA CMOS。这些器件可在 -40°C 至 125°C 的环境温度下运行。

表 3-1. 封装信息

器件	封装 ⁽¹⁾	本体尺寸 (标称值)	封装尺寸 ⁽²⁾
ISO7231C-Q1	DW (SOIC , 16)	10.30mm × 7.50mm	10.30mm × 10.30mm

(1) 有关更多信息，请参阅[节 10](#)。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。




图 3-1. ISO7231C-Q1



本资源的原文使用英文撰写。为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。为确认准确性，请务必访问 ti.com 参考最新的英文版本（控制文档）。

Table of Contents

1 特性.....	1	4.16 Switching Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation.....	9
2 应用.....	1	4.17 Typical Characteristics.....	10
3 说明.....	1		
4 Specifications.....	3		
4.1 Absolute Maximum Ratings.....	3	5 Parameter Measurement Information.....	12
4.2 ESD Ratings.....	3		
4.3 Recommended Operating Conditions.....	3	6 Detailed Description.....	14
4.4 Thermal Characteristics.....	3	6.1 Overview.....	14
4.5 Power Ratings.....	4	6.2 Function Block Diagram.....	14
4.6 Insulation Specifications.....	4	6.3 Feature Description.....	15
4.7 Safety-Related Certifications.....	4	6.4 器件功能模式.....	15
4.8 Safety Limiting Values.....	5		
4.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation.....	5	7 Application and Implementation.....	16
4.10 Electrical Characteristics: V_{CC1} and V_{CC2} at 5-V Operation.....	6	7.1 Application Information.....	16
4.11 Electrical Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation.....	6	7.2 Typical Application.....	16
4.12 Electrical Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation.....	7	7.3 Power Supply Recommendations.....	17
4.13 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation.....	8	7.4 Layout.....	18
4.14 Switching Characteristics: V_{CC1} and V_{CC2} at 5-V Operation.....	8		
4.15 Switching Characteristics: V_{CC1} at 3.3-V and V_{CC2} at 5-V Operation.....	9	8 Device and Documentation Support.....	19

4 Specifications

4.1 Absolute Maximum Ratings

See⁽¹⁾

			VALUE	UNIT
V _{CC}	Supply voltage ⁽²⁾ , V _{CC1} , V _{CC2}		- 0.5 to 6	V
V _I	Voltage at IN, OUT, EN		- 0.5 to 6	V
I _O	Output current		±15	mA
ESD	Electrostatic discharge	Human Body Model	±4	kV
		Field-Induced-Charged Device Model	±1	
T _J	Maximum junction temperature		150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

4.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge ⁽³⁾	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

4.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾ , V _{CC1} , V _{CC2}	3.15		5.5	V
I _{OH}	High-level output current	-	4		mA
I _{OL}	Low-level output current			4	mA
t _{ui}	Input pulse width	40			ns
1/t _{ui}	Signaling rate	0	30 ⁽¹⁾	25	Mbps
V _{IH}	High-level input voltage (IN) (EN on all devices)	2		V _{CC}	V
V _{IL}	Low-level input voltage (IN) (EN on all devices)	0		0.8	
T _A	Operating free-air temperature	-40		125	°C
H	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

- (1) Typical signalling rate under ideal conditions at 25°C.
- (2) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

4.4 Thermal Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ _{JA}	Junction-to-air	Low-K Thermal Resistance ⁽¹⁾		168		°C/W
		High-K Thermal Resistance		68.6		
θ _{JB}	Junction-to-Board Thermal Resistance			33.5		°C/W
θ _{JC}	Junction-to-Case Thermal Resistance			33.9		°C/W

- (1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

4.5 Power Ratings

$V_{CC1} = V_{CC2} = 5.5$ V, $T_J = 150$ C, $C_L = 15$ pF, Input a 25 Mbps 50% duty cycle square wave

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Device power dissipation, ISO723x			220	mW

4.6 Insulation Specifications

PARAMETER	TEST CONDITIONS	VALUE	UNIT	
GENERAL				
CLR	External clearance ⁽¹⁾	8	mm	
CPG	External creepage ⁽¹⁾	8	mm	
DTI	Distance through the insulation	0.008	mm	
CTI	Comparative tracking index	400	V	
	Material group	II		
	Rated mains voltage ≤ 150 V _{RMS}	I-IV		
	Overvoltage category	I-III		
	Rated mains voltage ≤ 300 V _{RMS}	I-II		
	Rated mains voltage ≤ 400 V _{RMS}			
DIN EN IEC 60747-17 (VDE 0884-17):⁽²⁾				
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	V_{PK}
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ $t = 60$ s (qualification), $t = 1$ s (100% production)	4000	V_{PK}
q_{pd}	Apparent charge ⁽³⁾	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	pC
		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.3 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
		Method b: At routine test (100% production); $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.5 \times V_{IORM}$, $t_m = 1$ s (method b1) or $V_{pd(m)} = V_{ini}$, $t_m = t_{ini}$ (method b2)	≤ 5	
C_{IO}	Barrier capacitance, input to output ⁽⁴⁾	$V_{IO} = 0.4 \times \sin(2\pi ft)$, $f = 1$ MHz	1	pF
R_{IO}	Isolation resistance, input to output ⁽⁴⁾	$V_{IO} = 500$ V, $T_A = 25^\circ$ C	$>10^{12}$	Ω
		$V_{IO} = 500$ V, 100° C $\leq T_A \leq 125^\circ$ C	$>10^{11}$	
		$V_{IO} = 500$ V at $T_S = 150^\circ$ C	$>10^9$	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V_{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 2500$ V _{RMS} , $t = 60$ s (qualification); $V_{TEST} = 1.2 \times V_{ISO} = 3000$ V _{RMS} , $t = 1$ s (100% production)	2500	V_{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device

4.7 Safety-Related Certifications

VDE	CSA	UL
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify according to IEC 62368-1	Plan to certify according to UL 1577 Component Recognition Program
Certificate planned	Certificate planned	Certificate planned

4.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current	R _{θ JA} = 212°C/W, V _I = 5.5 V, T _J = 170°C, T _A = 25°C, see Thermal Characteristics		124		mA
		R _{θ JA} = 212°C/W, V _I = 3.6 V, T _J = 170°C, T _A = 25°C, see Thermal Characteristics		190		
T _S	Safety temperature			150		°C

- (1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the table is that of a device installed on a high-K test board for leadless surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

4.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V Operation

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I _{CC1}	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	4.5	7	mA
		25 Mbps		6.5	11	
I _{CC2}	ISO7231C-Q1	Quiescent	V _I = V _{CC} or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	8	12	mA
		25 Mbps		10.5	16	
ELECTRICAL CHARACTERISTICS						
I _{OFF}	Sleep mode output current	EN at 0 V, single channel		0		μA
V _{OH}	High-level output voltage	I _{OH} = -4 mA, See 图 5-1	V _{CC} - 0.4			V
		I _{OH} = -20 μA, See 图 5-1	V _{CC} - 0.1			
V _{OL}	Low-level output voltage	I _{OL} = 4 mA, See 图 5-1		0.4		V
		I _{OL} = 20 μA, See 图 5-1		0.1		
V _{I(HYS)}	Input voltage hysteresis			150		mV
I _{IH}	High-level input current	IN from 0 V or V _{CC}		10		μA
I _{IL}	Low-level input current			-10		
C _I	Input capacitance to ground	IN at V _{CC} , V _I = 0.4 sin (2 π ft), f=2MHz		2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See 图 5-4	25	50		kV/μs

- (1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

4.10 Electrical Characteristics: V_{CC1} and V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SUPPLY CURRENT								
I_{CC1}	ISO7231C-Q1	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN_1 at 3 V, EN_2 at 3 V	6.5	11	mA		
		25 Mbps		11	17			
I_{CC2}	ISO7231C-Q1	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN_1 at 3 V, EN_2 at 3 V	13	20	mA		
		25 Mbps		17.5	27			
ELECTRICAL CHARACTERISTICS								
I_{OFF}	Sleep mode output current	EN at 0 V, Single channel		0		μA		
V_{OH}	High-level output voltage	$I_{OH} = -4 \text{ mA}$, See 图 5-1		$V_{CC} - 0.8$		V		
		$I_{OH} = -20 \mu A$, See 图 5-1		$V_{CC} - 0.1$				
V_{OL}	Low-level output voltage	$I_{OL} = 4 \text{ mA}$, See 图 5-1		0.4		V		
		$I_{OL} = 20 \mu A$, See 图 5-1		0.1				
$V_{I(HYS)}$	Input voltage hysteresis			150		mV		
I_{IH}	High-level input current	IN from 0 V to V_{CC}		10		μA		
I_{IL}	Low-level input current			-10				
C_I	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin(2\pi f)$, $f=2\text{MHz}$		2		pF		
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See 图 5-4		25	50	$\text{kV}/\mu\text{s}$		

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.

For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

4.11 Electrical Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SUPPLY CURRENT								
I_{CC1}	ISO7231C-Q1	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN_1 at 3 V, EN_2 at 3 V	4.5	7	mA		
		25 Mbps		6.5	11			
I_{CC2}	ISO7231C-Q1	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN_1 at 3 V, EN_2 at 3 V	13	20	mA		
		25 Mbps		17.5	27			
ELECTRICAL CHARACTERISTICS								
I_{OFF}	Sleep mode output current	EN at 0 V, Single channel		0		μA		
V_{OH}	High-level output voltage	$I_{OH} = -4 \text{ mA}$, See 图 5-1		$V_{CC} - 0.4$		V		
				$V_{CC} - 0.8$				
		$I_{OH} = -20 \mu A$, See 图 5-1		$V_{CC} - 0.1$				
V_{OL}	Low-level output voltage	$I_{OL} = 4 \text{ mA}$, See 图 5-1		0.4		V		
		$I_{OL} = 20 \mu A$, See 图 5-1		0.1				
$V_{I(HYS)}$	Input voltage hysteresis			150		mV		
I_{IH}	High-level input current	IN from 0 V to V_{CC}		10		μA		
I_{IL}	Low-level input current			-10				
C_I	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin(2\pi f)$, $f=2\text{MHz}$		2		pF		
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See 图 5-4		25	50	$\text{kV}/\mu\text{s}$		

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.

For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

4.12 Electrical Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SUPPLY CURRENT								
I_{CC1}	ISO7231C-Q1	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN_1 at 3 V, EN_2 at 3 V	6.5	11	mA		
		25 Mbps		11	17			
I_{CC2}	ISO7231C-Q1	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN_1 at 3 V, EN_2 at 3 V	8	12	mA		
		25 Mbps		10.5	16			
ELECTRICAL CHARACTERISTICS								
I_{OFF}	Sleep mode output current	EN at 0 V, Single channel		0		μA		
V_{OH}	High-level output voltage	$I_{OH} = -4$ mA, See 图 5-1	$ISO7230C-Q1$	$V_{CC} - 0.4$		V		
			$ISO7231C-Q1$ (5-V side)	$V_{CC} - 0.8$				
			$I_{OH} = -20$ μA , See 图 5-1	$V_{CC} - 0.1$				
V_{OL}	Low-level output voltage	$I_{OL} = 4$ mA, See 图 5-1			0.4	V		
			$I_{OL} = 20$ μA , See 图 5-1		0.1			
$V_{I(HYS)}$	Input voltage hysteresis			150		mV		
I_{IH}	High-level input current	IN from 0 V to V_{CC}			10	μA		
I_{IL}	Low-level input current			-10				
C_I	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin(2\pi f)$, $f=2MHz$		2		pF		
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See 图 5-4		25	50		$kV/\mu s$	

- (1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

4.13 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay	See 图 5-1	25	56		ns
PWD	Pulse-width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			4		ns
$t_{sk(pp)}$	Part-to-part skew ⁽²⁾			10		ns
$t_{sk(o)}$	Channel-to-channel output skew			0	4	ns
t_r	Output signal rise time	See 图 5-1		2.4		ns
t_f	Output signal fall time			2.3		ns
t_{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t_{PZH}	Propagation delay, high-impedance-to-high-level output	See 图 5-2		15	25	ns
t_{PLZ}	Propagation delay, low-level-to-high-impedance output			15	25	
t_{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t_{fs}	Failsafe output delay time from input power loss	See 图 5-3		18		μs

(1) Also referred to as pulse skew.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

4.14 Switching Characteristics: V_{CC1} and V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay	See 图 5-1	18	45		ns
PWD	Pulse-width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			5		ns
$t_{sk(pp)}$	Part-to-part skew ⁽²⁾			8		ns
$t_{sk(o)}$	Channel-to-channel output skew ⁽³⁾			0	4	ns
t_r	Output signal rise time	See 图 5-1		2.4		ns
t_f	Output signal fall time			2.3		ns
t_{PHZ}	Propagation delay, high-level-to-high-impedance output			15	25	
t_{PZH}	Propagation delay, high-impedance-to-high-level output	See 图 5-2		15	25	ns
t_{PLZ}	Propagation delay, low-level-to-high-impedance output			15	25	
t_{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t_{fs}	Failsafe output delay time from input power loss	See 图 5-3		12		μs

(1) Also referred to as pulse skew.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

4.15 Switching Characteristics: V_{CC1} at 3.3-V and V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	See 图 5-1	20	51	ns	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}			4		
t _{sk(pp)}	Part-to-part skew ⁽²⁾			10	ns	
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾			0	4	ns
t _r	Output signal rise time	See 图 5-1		2.4	ns	
t _f	Output signal fall time			2.3		
t _{PHZ}	Propagation delay, high-level-to-high-impedance output	See 图 5-2		15	25	ns
t _{PZH}	Propagation delay, high-impedance-to-high-level output			15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output			15	25	
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t _{fs}	Failsafe output delay time from input power loss	See 图 5-3	12			μ s

(1) Also known as pulse skew

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

4.16 Switching Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay, low-to-high-level output	See 图 5-1	20	50	ns	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}			4		
t _{sk(pp)}	Part-to-part skew ⁽²⁾			10	ns	
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾			0	4	ns
t _r	Output signal rise time	See 图 5-1		2.4	ns	
t _f	Output signal fall time			2.3		
t _{PHZ}	Propagation delay, high-level-to-high-impedance output	See 图 5-2		15	25	ns
t _{PZH}	Propagation delay, high-impedance-to-high-level output			15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output			15	25	
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	25	
t _{fs}	Failsafe output delay time from input power loss	See 图 5-3	18			μ s

(1) Also known as pulse skew

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

4.17 Typical Characteristics




图 4-1. ISO7230 C/M RMS Supply Current vs Signaling Rate




图 4-2. ISO7231 C/M RMS Supply Current vs Signaling Rate




图 4-3. Propagation Delay vs Free-Air Temperature




图 4-4. Input Threshold Voltage vs Free-Air Temperature



图 4-5. V_{CC1} Failsafe Threshold vs Free-Air Temperature

图 4-6. High-Level Output Current vs High-Level Output Voltage

4.17 Typical Characteristics (continued)










图 4-7. Low-Level Output Current vs Low-Level Output Voltage

5 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_0 = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

图 5-1. Switching Characteristic Test Circuit and Voltage Waveforms




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_0 = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

图 5-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_0 = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

图 5-3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_0 = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

图 5-4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



PRBS bit pattern run length is $2^{16} - 1$. Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

图 5-5. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

6 Detailed Description

6.1 Overview

The ISO7231C-Q1 family of devices transmit digital data across a silicon dioxide based isolation barrier. The digital input signal (IN) of the device is sampled by a transmitter and at every data edge the transmitter sends a corresponding differential signal across the isolation barrier. When the input signal is static, the refresh logic periodically sends the necessary differential signal from the transmitter. On the other side of the isolation barrier, the receiver converts the differential signal into a single-ended signal which is output on the OUT pin through a buffer. If the receiver does not receive a data or refresh signal, the timeout logic detects the loss of signal or power from the input side and drives the output to the default level.

6.2 Function Block Diagram




图 6-1. ISO7231C-Q1 Functional Block Diagram

6.3 Feature Description

The ISO7231-Q1 device is available in multiple channel configurations and default output-state options to enable wide variety of application uses. 表 6-1 lists these device features.

表 6-1. Device Features

PRODUCT ⁽¹⁾	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION
ISO7231C	25 Mbps	≥ 1.5 V (TTL)	2/1

- (1) For the most current package and ordering information, see the *Mechanical, Packaging, and Ordering Information* section, or see the TI website at www.ti.com.

6.4 器件功能模式

ISO7231C-Q1 功能模式列表。

表 6-2. 器件功能表 ISO7231C-Q1

输入 V_{CC}	输出 V_{CC}	输入 (IN)	输出使能 (EN)	输出 (OUT)
PU	PU	H	H 或开路	H
		L	H 或开路	L
		X	L	Z
		开路	H 或开路	H
PD	PU	X	H 或开路	H
PD	PU	X	L	Z
X	PD	X	X	不确定

6.4.1 器件 I/O 原理图




图 6-2. 器件 I/O 原理图

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information




图 7-1. Typical ISO7231-Q1 Application Circuit

7.2 Typical Application

7.2.1 Design Requirements

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO7231C-Q1 only needs two external bypass capacitors to operate.

7.2.2 Detailed Design Procedure




图 7-2. Typical ISO7231-Q1 Circuit Hook-up

7.2.3 Insulation Characteristics Curves




图 7-3. Time Dependent Dielectric Breakdown Testing Results

7.3 Power Supply Recommendations

To provide reliable operation at all data rates and supply voltages, a $0.1 \mu F$ bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments SN6501 data sheet. For such applications, detailed power supply design and transformer selection recommendations are available in the SN6501 data sheet.

7.4 Layout

7.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [图 7-4](#)). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/in^2 .
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly. For detailed layout recommendations, see Application Note [SLLA284, Digital Isolator Design Guide](#).

7.4.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to the lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

7.4.2 Layout Example




图 7-4. Recommended Layer Stack

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *Isolation Glossary*, application note
- Texas Instruments, *How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems*, application note
- Texas Instruments, *Digital Isolator Design Guide* application report

8.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

[TI E2E™ 中文支持论坛](#)是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[使用条款](#)。

8.4 Trademarks

[TI E2E™](#) is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (November 2024) to Revision B (February 2025)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1

Changes from Revision * (September 2011) to Revision A (November 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 通篇将引用内容从电容隔离更新为隔离栅.....	1
• 通篇将“VDE V 0884-11”更新为“DIN VDE 0884-17”	1
• Updated electrical and switching characteristics to match device performance.....	5
• Changed C _I - Typical value from 1 To: 2.....	6

• Changed 图 4-1, 图 4-2, and 图 4-3	10
• Added the <i>Detailed Description</i> , <i>Overview</i> , <i>Feature Description</i> , and <i>Device Functional Modes</i> sections.....	14
• Moved the <i>Functional Diagram</i> section to the <i>Detailed Description</i> section and renamed to "Functional Block Diagram" section.....	14
• Added the <i>Typical Application</i> , <i>Design Requirements</i> , <i>Detailed Design Procedure</i> , and <i>Application Curves</i> sections.....	16
• Changed the <i>Life Expectancy vs Working Voltage</i> section to the <i>Insulation Characteristics Curves</i> section and moved under the <i>Application Curves</i> section.....	17
• Added the <i>Documentation Support</i> and <i>Related Documentation</i> sections.....	19

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO7231CQDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7231CQ
ISO7231CQDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7231CQ
ISO7231CQDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF ISO7231C-Q1 :

- Catalog : [ISO7231C](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7231CQDWQRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7231CQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A


DW0016B



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

NOTES:


- All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0016B

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4221009/B 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司