



*micro*Power, Single-Supply, CMOS Instrumentation Amplifier

FEATURES

- LOW QUIESCENT CURRENT: 40μA/channel Shut Down: < 1μA
- HIGH GAIN ACCURACY: G = 5, 0.02%, 2ppm/°C
- GAIN SET WITH EXTERNAL RESISTORS
- LOW OFFSET VOLTAGE: ±200µV
- HIGH CMRR: 94dB
- LOW BIAS CURRENT: 10pA
- BANDWIDTH: 500kHz, G = 5V/V
- RAIL-TO-RAIL OUTPUT SWING: (V+) 0.02V
- WIDE TEMPERATURE RANGE: -55°C to +125°C
- SINGLE VERSION IN MSOP-8 PACKAGE AND DUAL VERSION IN TSSOP-14 PACKAGE

DESCRIPTION


The INA321 family is a series of rail-to-rail output, micropower CMOS instrumentation amplifiers that offer wide-range, single-supply, as well as bipolar-supply operation. The INA321 family provides low-cost, low-noise amplification of differential signals with micropower current consumption of 40 μ A. When shutdown, the INA321 has a quiescent current of less than 1 μ A. Returning to normal operations within microseconds, the shutdown feature makes the INA321 optimal for low-power battery or multiplexing applications.


Configured internally for 5V/V gain, the INA321 offers exceptional flexibility with user-programmable external gain resistors. The INA321 reduces common-mode error over frequency and with CMRR remaining high up to 3kHz, line noise and line harmonics are rejected.

The low-power design does not compromise on bandwidth or slew rate, making the INA321 ideal for driving sample Analog-to-Digital (A/D) converters as well as general-purpose applications. With high precision, low cost, and small packaging, the INA321 outperforms discrete designs, while offering reliability and performance.

APPLICATIONS

- INDUSTRIAL SENSOR AMPLIFIERS: Bridge, RTD, Thermistor, Position
- PHYSIOLOGICAL AMPLIFIERS: ECG, EEG, EMG
- A/D CONVERTER SIGNAL CONDITIONING
- DIFFERENTIAL LINE RECEIVERS WITH GAIN
- FIELD UTILITY METERS
- PCMCIA CARDS
- COMMUNICATION SYSTEMS
- TEST EQUIPMENT
- AUTOMOTIVE INSTRUMENTATION






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.







ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage, V+ to V 7.5\
Signal Input Terminals Voltage ⁽²⁾ $(V-) - (0.5V)$ to $(V+) + (0.5V)$
Current ⁽²⁾ 10mA
Output Short-Circuit ⁽³⁾ Continuous
Operating Temperature65°C to +150°C
Storage Temperature65°C to +150°C
Junction Temperature

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.
- (3) Short-circuit to ground, one amplifier per package.

PACKAGE/ORDERING INFORMATION⁽¹⁾



ELECTROSTATIC DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY						
SINGLE												
INA321E	MSOP-8	DGK	–55°C to +125°C	C21	INA321E/250	Tape and Reel, 250						
"	"	"	"	"	INA321E/2K5	Tape and Reel, 2500						
INA321EA	MSOP-8	DGK	–55°C to +125°C	C21	INA321EA/250	Tape and Reel, 250						
"	"	"	"	"	INA321EA/2K5	Tape and Reel, 3000						
DUAL												
INA2321EA	TSSOP-14	PW	–55°C to +125°C	INA2321EA	INA2321EA/250	Tape and Reel, 250						
"	"	"	"	"	INA2321EA/2K5	Tape and Reel, 2500						

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

PIN CONFIGURATIONS



ELECTRICAL CHARACTERISTICS: V_S = +2.7V to +5.5V

BOLDFACE limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to $+125^{\circ}C$.

At $T_A = +25^{\circ}C$, $R_L = 25k\Omega$, G = 25, and I_A common = $V_S/2$, unless otherwise noted.

				INA321E		I			
PARAMETER		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
INPUT									
Input Offset Voltage, RTI		$V_{S} = +5V$		±0.2	±0.5		*	1	mV
Over Temperature	Vos				±2.2			2.5	mV
vs Temperature	dV _{OS} /dT			±7			*		μV/°C
vs Power Supply	PSRR	V _S = +2.7V to +5.5V		±50	±200		*	*	μV/V
Over Temperature					±220			*	μV/V
Long-Term Stability				±0.4			*		μ V/month
Input Impedance				10 ¹³ 3			*		$\Omega \parallel pF$
Input Common-Mode Rang	je	$V_{S} = 2.7 V$	0.35		1.5	*		*	V
		$V_S = 5V$	0.55		3.8	*		*	V
Common-Mode Rejection	CMRR	$V_{S} = 5V, V_{CM} = 0.55V \text{ to } 3.8V$	90	94		80	*		dB
Over Temperature		V _S = 5V, V _{CM} = 0.55V to 3.8V	77			75			dB
		$V_{S} = 2.7V, V_{CM} = 0.35V$ to 1.5V		94			*		dB
Crosstalk, Dual				110			*		dB
INPUT BIAS CURRENT									
Bias Current	۱ _B			±0.5	±10		*	*	pА
Offset Current	IOS			±0.5	±10		*	*	рА
NOISE, RTI	e _n	$R_{S} = 0\Omega$							
Voltage Noise: f = 10Hz				500			*		nV/√Hz
f = 100Hz				190			*		nV/√Hz
f = 1kHz				100			*		nV/√Hz
f = 0.1Hz to	10Hz			20			*		μVpp
Current Noise: f = 1kHz				3			*		fA/√Hz
GAIN ⁽¹⁾									
Gain Equation, Externally S	Set	G > 5	0	G = 5 + 5 (R2/R	(1)		*		
Range of Gain			5		1000	*		*	V/V
Gain Error				±0.02	±0.1		*	*	%
vs Temperature		G = 5		±2	±10		*	*	ppm/°C
Nonlinearity		G = 25, V_S = 5V, V_O = 0.05 to 4.95		±0.001	±0.010		*	*	% of FS
Over Temperature				±0.002	±0.015		*	*	% of FS
OUTPUT									
Output Voltage Swing from Rail ^(2, 5)		$G \ge 10$	50	25		*	*		mV
Over Temperature			50			*			mV
Capacitance Load Drive			See T	pical Characte	eristic(3)		*		pF
Short-Circuit Current	+ISC			8					
	-ISC			16			*		mA

NOTE: * Specification is same as INA321E.

(1) Does not include errors from external gain setting resistors.

(2) Output voltage swings are measured between the output and power-supply rails.

(3) See typical characteristic Percent Overshoot vs Load Capacitance.

(4) See typical characteristic Shutdown Voltage vs Supply Voltage.

(5) Output does not swing to positive rail if gain is less than 10.



ELECTRICAL CHARACTERISTICS: V_S = +2.7V to +5.5V (continued)

BOLDFACE limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to $+125^{\circ}C$.

At $T_A = +25^{\circ}C$, $R_L = 25k\Omega$, G = 25, and I_A common = $V_S/2$, unless otherwise noted.

				INA321E		1			
PARAMETER		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
FREQUENCY RESPONSE									
Bandwidth, -3dB	BW	G = 5		500			*		kHz
Slew Rate	SR	$V_{S} = 5V, G = 25$		0.4			*		V/µs
Settling Time, 0.1%	tS	G = 5, C_L = 50pF, V_O = 2V step		8			*		μs
0.01%				12			*		μs
Overload Recovery		50% Input Overload G = 25		2			*		μs
POWER SUPPLY									
Specified Voltage Range			+2.7		+5.5	*		*	V
Operating Voltage Range				+2.5 to +5.5			*		V
Quiescent Current	lQ	per Channel, V _{SD} > 2.5 ⁽⁴⁾		40	60		*	*	μΑ
Over Temperature					70			*	μΑ
Shutdown Quiescent Current	ISD	per Channel, V _{SD} > 0.8 ⁽⁴⁾		0.01	1		*	*	μΑ
TEMPERATURE RANGE									
Specified Range			-55		+125	*		*	°C
Operating/Storage Range			-65		+150	*		*	°C
Thermal Resistance	$ heta_{JA}$	MSOP-8, TSSOP-14 Surface-Mount		150			*		°C/W

NOTE: * Specification is same as INA321E.

(1) Does not include errors from external gain setting resistors.

(2) Output voltage swings are measured between the output and power-supply rails.

(3) See typical characteristic Percent Overshoot vs Load Capacitance.


(4) See typical characteristic Shutdown Voltage vs Supply Voltage.

(5) Output does not swing to positive rail if gain is less than 10.

TYPICAL CHARACTERISTICS

STRUMENTS www.ti.com


At T_A = +25°C, V_S = 5V, V_{CM} =1/2V_S, R_L = 25k Ω , and C_L = 50pF, unless otherwise noted.





TYPICAL CHARACTERISTICS (continued)


At T_A = +25°C, V_S = 5V, V_{CM} =1/2V_S, R_L = 25k Ω , and C_L = 50pF, unless otherwise noted.






TYPICAL CHARACTERISTICS (continued)


At T_A = +25°C, V_S = 5V, V_{CM} =1/2V_S, R_L = 25k Ω , and C_L = 50pF, unless otherwise noted.






50µs/div

$$\label{eq:small-signal step response} \begin{split} \text{SMALL-SIGNAL STEP RESPONSE} \\ (\text{G} = 100, \, \text{C}_{\text{L}} = 1000 \text{pF}) \end{split}$$






LARGE–SIGNAL STEP RESPONSE (G = 25, C_L = 50pF)








TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = 5V, V_{CM} =1/2V_S, R_L = 25k Ω , and C_L = 50pF, unless otherwise noted.









Offset Voltage Drift (µV/°C)

20_2


0

-20



TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = 5V, V_{CM} =1/2V_S, R_L = 25k Ω , and C_L = 50pF, unless otherwise noted.





APPLICATIONS INFORMATION

The INA321 is a modified version of the classic *two op amp* instrumentation amplifier, with an additional gain amplifier.

Figure 1 shows the basic connections for the operation of the INA321 and INA2321. The power supply should be capacitively decoupled with 0.1μ F capacitors as close to the INA321 as possible for noisy or high-impedance applications.

The output is referred to the reference terminal, which must be at least 1.2V below the positive supply rail.

OPERATING VOLTAGE

The INA321 family is fully specified over a supply range of +2.7V to +5.5V, with key parameters assured over the temperature range of -55° C to +125°C. Parameters that vary significantly with operating conditions, such as load conditions or temperature, are shown in the Typical Characteristics.

The INA321 may be operated on a single supply. Figure 2 shows a bridge amplifier circuit operated from a single +5V supply. The bridge provides a small differential voltage riding on an input common-mode voltage.




Figure 1. Basic Connections




Figure 2. Bridge Amplifier of the INA321



SETTING THE GAIN

The ratio of R_2 to R_1 , or the impedance between pins 1, 5, and 6, determines the gain of the INA321. With an internally set gain of 5, the INA321 can be programmed for gains greater than 5 according to the following equation:

$$G = 5 + 5 (R_2/R_1)$$

The INA321 is designed to provide accurate gain, with gain error assured to be less than 0.1%. Setting gain with matching TC resistors will minimize gain drift. Errors from external resistors will add directly to the gain error, and may become dominant error sources.

INPUT COMMON-MODE RANGE

The upper limit of the common-mode input range is set by the common-mode input range of the second amplifier, A2, to 1.2V below positive supply. Under most conditions, the amplifier operates beyond this point with reduced performance. The lower limit of the input range is bounded by the output swing of amplifier A1, and is a function of the reference voltage according to the following equation:

$$V_{OA1} = 5/4 V_{CM} - 1/4 V_{REF}$$

(See Typical Characteristics for *Input Common-Mode Range vs Reference Voltage*).

REFERENCE

The reference terminal defines the zero output voltage level. In setting the reference voltage, the common-mode input of A3 should be considered according to the following equation:

$$V_{OA2} = V_{REF} + 5 (V_{IN} + - V_{IN} -)$$

For optimal operation, V_{OA2} should be less than V_{DD} – 1.2V.

The reference pin requires a low-impedance connection. As little as 160Ω in series with the reference pin will degrade the CMRR to 80dB. The reference pin may be used to compensate for the offset voltage (see *Offset Trimming* section). The reference voltage level also influences the common-mode input range (see *Common-Mode Input Range* section).

INPUT BIAS CURRENT RETURN

With a high input impedance of $10^{13}\Omega$, the INA321 is ideal for use with high-impedance sources. The input bias current of less than 10pA makes the INA321 nearly independent of input impedance and ideal for low-power applications.

For proper operation, a path must be provided for input bias currents for both inputs. Without input bias current paths, the inputs will *float* to a potential that exceeds common-mode range and the input amplifier will saturate. Figure 3 shows how bias current path can be provided in the cases of microphone applications, thermistor

applications, ground returns, and dc-coupled resistive

SBOS168D - DECEMBER 2000 - REVISED JANUARY 2006




Figure 3. Providing an Input Common-Mode Path

When differential source impedance is low, the bias current return path can be connected to one input. With higher source impedance, two equal resistors will provide a balanced input. The advantages are lower input offset voltage due to bias current flowing through the source impedance and better high-frequency gain.



OUTPUT BUFFERING

The INA321 is optimized for a load impedance of $10k\Omega$ or greater. For higher output current the INA321 can be buffered using the OPA340, as shown in Figure 4. The OPA340 can swing within 50mV of the supply rail, driving a 600 Ω load. The OPA340 is available in the tiny MSOP-8 package.





Figure 4. Output Buffering Circuit. Able to drive loads as low as 600Ω .


SHUTDOWN MODE

The shutdown pin of the INA321 is nominally connected to V+. When the pin is pulled below 0.8V on a 5V supply, the INA321 goes into sleep mode within nanoseconds. For actual shutdown threshold, see the Typical Characteristic curve, *Shutdown Voltage vs Supply Voltage*. Drawing less than 1 μ A of current, and returning from sleep mode in microseconds, the shutdown feature is useful for portable applications. Once in sleep-mode, the amplifier has high output impedance, making the INA321 suitable for multiplexing.

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output for gains of 10 or greater. For resistive loads greater than $25k\Omega$, the output voltage can swing to within a few millivolts of the supply rail while maintaining low gain error. For heavier loads and over temperature, see the Typical Characteristic curve, *Output Voltage Swing vs Output Current*. The INA321's low output impedance at high frequencies makes it suitable for directly driving Capacitive Digital-to-Analog (CDAC) input A/D converters, as shown in Figure 5.





OFFSET TRIMMING

The INA321 is laser-trimmed for low offset voltage. In the event that external offset adjustment is required, the offset can be adjusted by applying a correction voltage to the reference terminal. Figure 6 shows an optional circuit for trimming offset voltage. The voltage applied to the REF terminal is added to the output signal. The gain from REF to V_{OUT} is +1. An op-amp buffer is used to provide low impedance at the REF terminal to preserve good common-mode rejection.




Figure 6. Optional Offset Trimming Voltage



INPUT PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than 500mV. Momentary voltages greater than 500mV beyond the power supply can be tolerated if the current through the input pins is limited to 10mA. This is easily accomplished with input resistor R_{LIM} , as shown in Figure 7. Many input signals are inherently current-limited to less than 10mA; therefore, a limiting resistor is not required.




Figure 7. Input Protection

OFFSET VOLTAGE ERROR CALCULATION

The offset voltage (V_{OS}) of the INA321E is specified at a maximum of 500μ V with a +5V power supply and the common-mode voltage at V_S/2. Additional specifications for power-supply rejection and common-mode rejection are provided to allow the user to easily calculate worst-case expected offset under the conditions of a given application.

Power-Supply Rejection Ratio (PSRR) is specified in μ V/V. For the INA321, worst-case PSRR is 200 μ V/V, which means for each volt of change in power supply, the offset may shift up to 200 μ V. Common-Mode Rejection Ratio (CMRR) is specified in dB, which can be converted to μ V/V using the following equation:

CMRR (in μ V/V) = 10[(CMRR in dB)/-20] • 106

For the INA321, the worst-case CMRR over the specified common-mode range is 90dB (at G = 25) or about 30μ V/V. This means that for every volt of change in common-mode, the offset will shift less than 30μ V.

These numbers can be used to calculate excursions from the specified offset voltage under different application conditions. For example, an application might configure the amplifier with a 3.3V supply with 1V common-mode. This configuration varies from the specified configuration, representing a 1.7V variation in power supply (5V in the offset specification versus 3.3V in the application) and a 0.65V variation in common-mode voltage from the specified $V_S/2$. SBOS168D – DECEMBER 2000 – REVISED JANUARY 2006

Calculation of the worst-case expected offset would be as follows:

 $V_{OS} = 0.5mV + (1.7V \bullet 200\mu V) + (0.65V \bullet 30\mu V)$ = ±0.860mV

However, the typical value will be smaller, as seen in the Typical Characteristics.

FEEDBACK CAPACITOR IMPROVES RESPONSE

For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor, R_F , as shown in Figure 8. This capacitor compensates for the zero created by the feedback network impedance and the INA321's RG-pin input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks. Also, R_X and C_L can be added to reduce high-frequency noise.




Figure 8. Feedback Capacitor Improves Dynamic Performance

It is suggested that a variable capacitor be used for the feedback capacitor since input capacitance may vary between instrumentation amplifiers, and layout capacitance is difficult to determine. For the circuit shown in Figure 8, the value of the variable feedback capacitor should be chosen by the following equation:

$$\mathsf{R}_{\mathsf{IN}} \bullet \mathsf{C}_{\mathsf{IN}} = \mathsf{R}_{\mathsf{F}} \bullet \mathsf{C}_{\mathsf{F}}$$

where C_{IN} is equal to the INA321's RG-pin input capacitance (typically 3pF) plus the layout capacitance. The capacitor can be varied until optimum performance is obtained.



APPLICATION CIRCUITS Medical ECG Applications

Figure 9 shows the INA321 configured to serve as a low-cost ECG amplifier, suitable for moderate accuracy heart-rate applications such as fitness equipment. The input signals are obtained from the left and right arms of the patient. The common-mode voltage is set by two $2M\Omega$ resistors. This potential, through a buffer, provides an

optional right leg drive. Filtering can be modified to suit application needs by changing the capacitor value of the output filter.

Low-Power, Single-Supply Data Acquisition Systems

Refer to Figure 5 to see the INA321 configured to drive an ADS7818. Functioning at frequencies of up to 500kHz, the INA321 is ideal for low-power data acquisition.




Figure 9. Simplified ECG Circuit for Medical Applications



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA2321EA/250	Active	Production	TSSOP (PW) 14	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	INA 2321EA
INA2321EA/250.B	Active	Production	TSSOP (PW) 14	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	INA 2321EA
INA2321EA/2K5	Active	Production	TSSOP (PW) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	INA 2321EA
INA2321EA/2K5.B	Active	Production	TSSOP (PW) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	INA 2321EA
INA2321EA/2K5G4	Active	Production	TSSOP (PW) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	INA 2321EA
INA2321EA/2K5G4.B	Active	Production	TSSOP (PW) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	INA 2321EA
INA321E/250	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321E/250.B	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321E/250G4	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321E/2K5	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321E/2K5.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321EA/250	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321EA/250.B	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321EA/250G4	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321EA/2K5	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21
INA321EA/2K5.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-55 to 125	C21

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Jun-2025

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												t.
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2321EA/2K5	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA2321EA/2K5G4	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA321E/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA321E/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA321EA/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA321EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2321EA/2K5	TSSOP	PW	14	2500	353.0	353.0	32.0
INA2321EA/2K5G4	TSSOP	PW	14	2500	353.0	353.0	32.0
INA321E/250	VSSOP	DGK	8	250	213.0	191.0	35.0
INA321E/2K5	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA321EA/250	VSSOP	DGK	8	250	213.0	191.0	35.0
INA321EA/2K5	VSSOP	DGK	8	2500	353.0	353.0	32.0

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated