



Sample &

🖥 Buy



Tools &

Software





INA301

ZHCSEK8A-SEPTEMBER 2015-REVISED FEBRUARY 2016

INA301 带有高速过流比较器的 36V 高速、零漂移、电压输出分流监控器

1 特性

- 宽共模输入范围: 0V 至 36V
- 双输出: 放大器和比较器输出
- 高精度放大器:
 - 偏移电压: 35µV (最大值)
 - 偏移电压漂移: 0.5µV/℃(最大值)
 - 增益误差: 0.1% (最大值)
 - 增益误差漂移: 10ppm/°C
- 可用放大器增益:
 - INA301A1: 20V/V
 - INA301A2: 50V/V
 - INA301A3: 100V/V
- 可编程的报警阈值,通过单个电阻设置
- 总报警响应时间: 1µs
- 锁存模式下的开漏输出
- 封装: 超薄小外形尺寸封装 (VSSOP)-8

2 应用范围

- 过流保护
- 电源保护
- 断路器
- 计算机和服务器
- 电信设备
- 电池管理


3 说明

INA301 由高共模电流感测放大器和高速比较器组成, 通过测量电流感测或分流电阻两侧的电压并将该电压与 定义的阈值限值作比较来检测过流情况。该器件 具有 一个可调限制阈值范围,此范围由单个外部限值设定电 阻器设置。此分流监控器能够在 0V 至 36V 的共模电 压范围内测量差分电压信号,并且与电源电压无关。


开漏报警输出可配置为透明模式(输出状态与输入状态 保持一致)或锁存模式(复位锁存时清除报警输出)。 器件报警响应时间不到 1μs,能够快速检测过流事件。

这款器件由 2.7V-5.5V 单电源供电运行,最大电源电 流消耗为 700µA。此器件在扩展级温度范围(-40℃ 至 +125℃)下额定运行,并采用 8 引脚 VSSOP 封 装。

| 器件信息 | | | | |
|------------------------------|--------------------------|-----------------|--|--|
| 器件型号 封装 封装尺寸 | | | | |
| INA301 | 超薄小外形尺寸封装 (VSSOP) (8) | 3.00mm × 3.00mm | | |







7.3 Feature Description..... 14

| 1 | 特性 | |
|---|------|------------------------------------|
| 2 | 应用 | 范围1 |
| 3 | 说明 | 1 |
| 4 | 修订 | 历史记录 2 |
| 5 | Pin | Configuration and Functions |
| 6 | Spe | cifications |
| | 6.1 | Absolute Maximum Ratings 4 |
| | 6.2 | ESD Ratings 4 |
| | 6.3 | Recommended Operating Conditions 4 |
| | 6.4 | Thermal Information 4 |
| | 6.5 | Electrical Characteristics 5 |
| | 6.6 | Typical Characteristics 7 |
| 7 | Deta | ailed Description 13 |
| | 7.1 | Overview 13 |
| | 7.2 | Functional Block Diagram 13 |
| | | |

4 修订历史记录

INA301

Changes from Original (September 2015) to Revision A

目录


• 已发布为"量产数据"......1

| 1 | 7.4 Device Functional Modes | 19 |
|-------------|---------------------------------|----|
| 1 8 | Applications and Implementation | 21 |
| 2 | 8.1 Application Information | 21 |
| | 8.2 Typical Application | 21 |
| 4 9 | Power Supply Recommendations | 23 |
| 4 10 | Layout | 23 |
| | 10.1 Layout Guidelines | 23 |
| | 10.2 Layout Example | 23 |
| <u>4</u> 11 | 器件和文档支持 | 24 |
| 5 | 11.1 社区资源 | 24 |
| | 11.2 商标 | 24 |
| | 11.3 静电放电警告 | 24 |
| | 11.4 Glossary | 24 |
| | 机械、封装和可订购信息 | 24 |

Page



5 Pin Configuration and Functions



Pin Functions

| PIN | | 1/0 | DESCRIPTION | |
|-----|-------|----------------|---|--|
| NO. | NAME | I/O | DESCRIPTION | |
| 1 | VS | Analog | Power supply, 2.7 V to 5.5 V | |
| 2 | OUT | Analog output | Output voltage | |
| 3 | LIMIT | Analog input | Alert threshold limit input; see the Setting The Current-Limit Threshold section for details on setting the limit threshold | |
| 4 | GND | Analog | Ground | |
| 5 | RESET | Digital input | Transparent or latch mode selection input | |
| 6 | ALERT | Digital output | Overlimit alert, active-low, open-drain output | |
| 7 | IN– | Analog input | Connect to load side of the shunt resistor | |
| 8 | IN+ | Analog input | Connect to supply side of the shunt resistor | |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---------------------------------------|--|-----------|-------------------------|------|
| Supply voltage, V _S | | | 6 | V |
| Analog inputs (INL INL) | Differential $(V_{IN+}) - (V_{IN-})^{(2)}$ | -40 | 40 | - V |
| Analog inputs (IN+, IN–) | Common-mode ⁽³⁾ | GND – 0.3 | 40 | V |
| Analog input | LIMIT pin | GND – 0.3 | (V _S) + 0.3 | V |
| Analog output | OUT pin | GND – 0.3 | (V _S) + 0.3 | V |
| Digital input | RESET pin | GND – 0.3 | (V _S) + 0.3 | V |
| Digital output | ALERT pin | GND – 0.3 | 6 | V |
| Junction temperature, T _J | | | 150 | °C |
| Storage temperature, T _{stg} | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.

(3) Input voltage can exceed the voltage shown without causing damage to the device if the current at that pin is limited to 5 mA.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---|--|-------|------|
| | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | v |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-----|-----|-----|------|
| V _{CM} | Common-mode input voltage | | 12 | | V |
| Vs | Operating supply voltage | | 5 | | V |
| T _A | Operating free-air temperature | -40 | | 125 | °C |

6.4 Thermal Information

| | | INA301 | |
|-----------------------|--|------------|------|
| | THERMAL METRIC ⁽¹⁾ | DGK (MSOP) | UNIT |
| | | 8 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 161.5 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 62.3 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 81.4 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 6.8 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 80 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

at $T_A = 25^{\circ}$ C, $V_{SENSE} = V_{IN+} - V_{IN-} = 10 \text{ mV}$, $V_S = 5 \text{ V}$, $V_{IN+} = 12 \text{ V}$, and $V_{LIMIT} = 2 \text{ V}$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|--|--|-----|-----------------------|-----------------------|--------|
| INPUT | | | | | | |
| V _{CM} | Common-mode input voltage range | | 0 | | 36 | V |
| | Differential input voltage range | $V_{IN} = V_{IN+} - V_{IN-}, INA301A1$ | 0 | | 250 | |
| V _{IN} | | $V_{IN} = V_{IN+} - V_{IN-}$, INA301A2 | 0 | | 100 | mV |
| | | $V_{IN} = V_{IN+} - V_{IN-}, INA301A3$ | 0 | | 50 | |
| | | INA301A1, $V_{IN+} = 0 V$ to 36 V, T _A = -40°C to +125°C | 100 | 110 | | |
| CMR | Common-mode rejection | INA301A2, $V_{IN+} = 0 V$ to 36 V, T _A = -40°C to +125°C | 106 | 118 | | dB |
| | | INA301A3, $V_{IN+} = 0$ V to 36 V, $T_A = -40^{\circ}$ C to +125°C | 110 | 120 | | |
| | | INA301A1 | | ±25 | ±125 | |
| V _{OS} | Offset voltage, RTI ⁽¹⁾ | INA301A2 | | ±15 | ±50 | μV |
| | | INA301A3 | | ±10 | ±35 | |
| dV _{OS} /dT | Offset voltage drift, RTI ⁽¹⁾ | T _A = -40°C to +125°C | | 0.1 | 0.5 | µV/°C |
| PSRR | Power-supply rejection ratio | $V_{S} = 2.7 \text{ V to } 5.5 \text{ V}, V_{IN+} = 12 \text{ V},$ $T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$ | | ±0.1 | ±10 | μV/V |
| I _B | Input bias current | I _{B+} , I _{B-} | | 120 | | μA |
| l _{os} | Input offset current | V _{SENSE} = 0 mV | | ±0.1 | | μA |
| OUTPUT | | | | | I | |
| | | INA301A1 | | 20 | | |
| G | Gain | INA301A2 | | 50 | | V/V |
| | | INA301A3 | | 100 | | |
| | | INA301A1, V_{OUT} = 0.5 V to V_{S} – 0.5 V | | ±0.03% | ±0.1% | |
| | | INA301A2, V_{OUT} = 0.5 V to V_{S} – 0.5 V | | ±0.05% | ±0.15% | |
| | Gain error | INA301A3, V_{OUT} = 0.5 V to V_{S} – 0.5 V | | ±0.11% | ±0.2% | |
| | | T_{A} = -40°C to 125°C | | 3 | 10 | ppm/°C |
| | Nonlinearity error | $V_{OUT} = 0.5 \text{ V to } V_{S} - 0.5 \text{ V}$ | | ±0.01% | | |
| | Maximum capacitive load | No sustained oscillation | | 500 | | pF |
| VOLTAGE | OUTPUT | | | | | |
| | Swing to V_S power-supply rail | $R_L = 10 k\Omega$ to GND, $T_A = -40^{\circ}$ C to +125°C | | V _S – 0.05 | V _S - 0.1 | V |
| | Swing to GND | $R_L = 10 k\Omega$ to GND, $T_A = -40^{\circ}$ C to +125°C | | V _{GND} + 20 | V _{GND} + 30 | mV |
| FREQUEN | CY RESPONSE | | | | | |
| | | INA301A1 | | 550 | | |
| BW | Bandwidth | INA301A2 | | 500 | | kHz |
| | | INA301A3 | | 450 | | |
| SR | Slew rate | | | 4 | | V/µs |
| NOISE, RT | ר ⁽¹⁾ | | | | | |
| | Voltage noise density | | | 30 | | nV/√Hz |

(1) RTI = referred-to-input.



Electrical Characteristics (continued)


at $T_A = 25^{\circ}C$, $V_{SENSE} = V_{IN+} - V_{IN-} = 10$ mV, $V_S = 5$ V, $V_{IN+} = 12$ V, and $V_{LIMIT} = 2$ V (unless otherwise noted)


| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---------------------------------|--|------|------|------|------|
| COMPAR | RATOR | | | | | |
| | Total alert propagation delay | Input overdrive = 1 mV | | 0.75 | 1 | μs |
| t _p | Slew-rate-limited tp | V_{OUT} step = 0.5 V to 4.5 V, V_{LIMIT} = 4 V | | 1 | 1.5 | |
| | | T _A = 25°C | 79.7 | 80 | 80.3 | |
| LIMIT | Limit threshold output current | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | 79.2 | | 80.8 | μA |
| | | INA301A1 | | 1 | 3.5 | |
| V _{OS} | Comparator offset voltage | INA301A2 | | 1 | 4 | mV |
| | | INA301A3 | | 1.5 | 4.5 | |
| | Hysteresis | INA301A1 | | 20 | | |
| HYS | | INA301A2 | | 50 | | mV |
| | | INA301A3 | | 100 | | |
| V _{IH} | High-level input voltage | | 1.4 | | 6 | V |
| V _{IL} | Low-level input voltage | | 0 | | 0.4 | V |
| V _{OL} | Alert low-level output voltage | I _{OL} = 3 mA | | 70 | 300 | mV |
| | ALERT pin leakage input current | V _{OH} = 3.3 V | | 0.1 | 1 | μA |
| | Digital leakage input current | $0 \le V_{IN} \le V_{S}$ | | 1 | | μA |
| POWER | SUPPLY | I | | | | |
| Vs | Operating supply range | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | 2.7 | | 5.5 | V |
| | | V _{SENSE} = 0 mV, T _A = 25°C | | 500 | 650 | |
| Ι _Q | Quiescent current | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ | | | 700 | μA |
| TEMPER | ATURE RANGE | · · · · | | | | |
| | Specified range | | -40 | | 125 | °C |




6.6 Typical Characteristics

at $T_A = 25^{\circ}C$, $V_S = 5$ V, $V_{IN+} = 12$ V, and alert pullup resistor = 10 k Ω (unless otherwise noted)




















Typical Characteristics (接下页)

at $T_A = 25^{\circ}$ C, $V_S = 5$ V, $V_{IN+} = 12$ V, and alert pullup resistor = 10 k Ω (unless otherwise noted)





7 Detailed Description


7.1 Overview

The INA301 is a 36-V common-mode, zero-drift topology, current-sensing amplifier that can be used in both lowside and high-side configurations. These specially-designed, current-sensing amplifiers are able to accurately measure voltages developed across current-sensing resistors (also known as current-shunt resistors) on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 36 V, and the device can be powered from supply voltages as low as 2.7 V. The device can also withstand the full 36-V common-mode voltage at the input pins when the supply voltage is removed without causing damage.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as $35 \ \mu\text{V}$ with a temperature contribution of only $0.5 \ \mu\text{V}^{\circ}\text{C}$ over the full temperature range of -40°C to $+125^{\circ}\text{C}$. The low total offset voltage of the INA301 enables smaller current-sense resistor values to be used, and allows for a more efficient system operation without sacrificing measurement accuracy resulting from the smaller input signal.

The INA301 uses a single external resistor to allow for a simple method of setting the corresponding current threshold level for the device to use for out-of-range comparison. Combining the precision measurement of the current-sense amplifier and the on-board comparator enables an all-in-one overcurrent detection device. This combination creates a highly-accurate solution that is capable of fast detection of out-of-range conditions and allows the system to take corrective actions to prevent potential component or system-wide damage.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Alert Output

The device $\overline{\text{ALERT}}$ pin is an active-low, open-drain output that is designed to be pulled low when the input conditions are detected to be out-of-range. This open-drain output pin is recommended to include a 10-k Ω , pullup resistor to the supply voltage. This open-drain pin can be pulled up to a voltage beyond the supply voltage, V_S, but must not exceed 5.5 V.




图 36. Overcurrent Alert Response

7.3.2 Alert Mode

The device has two output operating modes, transparent and latched, that are selected based on the RESET pin setting. These modes change how the ALERT pin responds following an alert when the overcurrent condition is removed.

7.3.2.1 Transparent Output Mode

The device is set to transparent mode when the RESET pin is pulled low, thus allowing the output alert state to change and follow the input signal with respect to the programmed alert threshold. For example, when the differential input signal rises above the alert threshold, the alert output pin is pulled low. As soon as the differential input signal drops below the alert threshold, the output returns to the <u>default</u> high output state. A common implementation using the device in transparent mode is to connect the <u>ALERT</u> pin to a hardware interrupt input on a microcontroller. As soon as an overcurrent condition is detected and the <u>ALERT</u> pin is pulled low, the controller interrupt pin detects the output state change and can begin making changes to the system operation required to address the overcurrent condition. Under this configuration, the <u>ALERT</u> pin transition from high to low is captured by the microcontroller so the output can return to the default high state when the overcurrent event is removed.

7.3.2.2 Latch Output Mode

Some applications do not have the functionality available to continuously monitor the state of the output ALERT pin to detect an overcurrent condition as described in the *Transparent Output Mode* section. A typical example of this application is a system that is only able to poll the ALERT pin state periodically to determine if the system is functioning correctly. If the device is set to transparent mode in this type of application, the state change of the ALERT pin can be missed when ALERT is pulled low to indicate an out-of-range event if the out-of-range condition does not appear during one of these periodic polling events. Latch mode is specifically intended to accommodate these applications.



Feature Description (接下页)

The device is placed into the corresponding output modes based on the signal connected to RESET, as shown in $\frac{1}{8}$ 1. The difference between latch mode and transparent mode is how the alert output responds when an overcurrent event ends. In transparent mode (RESET = low), when the differential input signal drops below the limit threshold level after the ALERT pin asserts because of an overcurrent event, the ALERT pin state returns to the default high setting to indicate that the overcurrent event has ended.

表 1. Output Mode Settings

| OUTPUT MODE | RESET PIN SETTING |
|------------------|-------------------|
| Transparent mode | RESET = low |
| Latch mode | RESET = high |

In latch mode (RESET = high), when an overlimit condition is detected and the ALERT pin is pulled low, the ALERT pin does not return to the default high state when the differential input signal drops below the alert threshold level. In order to clear the alert, the RESET pin must be pulled low for at least 100 ns. Pulling the RESET pin low allows the ALERT pin to return to the default high level provided that the differential input signal has dropped below the alert threshold. If the input signal is still above the threshold limit when the RESET pin is pulled low, the ALERT pin remains low. When the alert condition is detected by the system controller, the RESET pin can be set back to high in order to place the device back in latch mode.

The latch and transparent modes are represented in \mathbb{S} 37. In \mathbb{S} 37, when V_{IN} drops back below the V_{LIMIT} threshold for the first time, the RESET pin is pulled high. With the RESET pin is pulled high, the device is set to latch mode so that the alert output state does not return high when the input signal drops below the V_{LIMIT} threshold. Only when the RESET pin is pulled low does the ALERT pin return to the default high level, thus indicating that the input signal is below the limit threshold. When the input signal drops below the limit threshold for the second time, the RESET pin is already pulled low. The device is set to transparent mode at this point and the ALERT pin is pulled back high as soon as the input signal drops below the alert threshold.




图 37. Transparent versus Latch Mode

7.3.3 Setting The Current-Limit Threshold

The INA301 determines if an overcurrent event is present by comparing the amplified measured voltage developed across the current-sensing resistor to the corresponding signal developed at the LIMIT pin. The threshold voltage for the LIMIT pin can be set using a single external resistor or by connecting an external voltage source to the LIMIT pin.

7.3.3.1 Resistor-Controlled Current Limit

The typical approach for setting the limit threshold voltage is to connect a resistor from the LIMIT pin to ground. The value of this resistor, R_{LIMIT} , is chosen in order to create a corresponding voltage at the LIMIT pin equivalent to the output voltage, V_{OUT} , when the maximum desired load current is flowing through the current-sensing resistor. An internal 80-µA current source is connected to the LIMIT pin to create a corresponding voltage used to compare to the amplifier output voltage, depending on the value of the R_{LIMIT} resistor.

In the equations from $\frac{1}{8}$ 2, V_{TRIP} represents the overcurrent threshold that the device is programmed to monitor for and V_{LIMIT} is the programmed signal set to detect the V_{TRIP} level.

| | - | |
|--------------------|--|---|
| | PARAMETER | EQUATION |
| V _{TRIP} | V _{OUT} at the desired current trip value | I _{LOAD} × R _{SENSE} x Gain |
| V _{LIMIT} | Threshold limit voltage | $V_{\text{LIMIT}} = V_{\text{TRIP}}$ |
| * LIMIT | Theshold inne voltage | $I_{\text{LIMIT}} \times R_{\text{LIMIT}}$ |
| R _{LIMIT} | Colculate the threshold limit actting register | V _{LIMIT} / I _{LIMIT} |
| | Calculate the threshold limit-setting resistor | V _{LIMIT} / 80 μA |

表 2. Calculating the Limit Threshold Setting Resistor, R_{LIMIT}

7.3.3.1.1 Resistor-Controlled Current Limit: Example

For example, if the current level indicating an out-of-range condition is present is 20 A and the current-sense resistor value is 10 mΩ, then the input threshold signal is 200 mV. The INA301A1 has a gain of 20 so the resulting output voltage at the 20-A input condition is 4 V. The value for R_{LIMIT} is selected to allow the device to detect to this 20-A th<u>reshold</u>, indicating an overcurrent event has occurred. When the INA301 detects this out-of-range condition, the ALERT pin asserts and pulls low. For this example, the value of R_{LIMIT} to detect a 4-V level is calculated to be 50 kΩ, as shown in $\frac{1}{5}$ 3.

表 3. Calculating the Limit Threshold Setting Resistor, R_{LIMIT}: Example

| | PARAMETER | EQUATION | | | |
|--------------------|---|---|--|--|--|
| V _{TRIP} | $V_{\Omega UT}$ at the desired current trip value | I _{LOAD} × R _{SENSE} x Gain | | | |
| | VOUT at the desired current tilp value | 20 A x 10 mΩ x 20 V/V = 4 V | | | |
| V _{LIMIT} | Threshold limit voltage | $V_{\text{LIMIT}} = V_{\text{TRIP}}$ | | | |
| | Threshold limit voltage | $I_{LIMIT} \times R_{LIMIT}$ | | | |
| R _{LIMIT} | Colouloto the threshold limit acting resistor | V _{LIMIT} / I _{LIMIT} | | | |
| | Calculate the threshold limit-setting resistor | 4 V / 80 μA = 50 kΩ | | | |

7.3.3.2 Voltage-Source-Controlled Current Limit

The second method for setting the limit voltage is to connect the LIMIT pin to a programmable digital-to-analog converter (DAC) or other external voltage source. The benefit of this method is the ability to adjust the current-limit threshold to account for different threshold voltages that are used for different system operating conditions. For example, this method can be used in a system that has one current-limit threshold level that must be monitored during a power-up sequence but different threshold levels that must be monitored during other system operating modes.

In $\frac{1}{8}$ 4, V_{TRIP} represents the overcurrent threshold that the device is programmed to monitor for and V_{SOURCE} is the programmed signal set to detect the V_{TRIP} level.

| | PARAMETER | EQUATION | | |
|---------------------|--|---|--|--|
| V _{TRIP} | V _{OUT} at the desired current trip value | I _{LOAD} × R _{SENSE} × Gain | | |
| V _{SOURCE} | Program the threshold limit voltage | $V_{SOURCE} = V_{TRIP}$ | | |

表 4. Calculating the Limit Threshold Voltage Source, VSOURCE



7.3.4 Selecting a Current-Sensing Resistor

The device measures the differential voltage developed across a resistor when current flows through the component to determine if the current being monitored exceeds a defined limit. This resistor is commonly referred to as a *current-sensing resistor* or a *current-shunt resistor*, with each term commonly used interchangeably. The flexible design of the device allows for measuring a wide differential input signal range across this current-sensing resistor.

Selecting the value of this current-sensing resistor is based primarily on two factors: the required accuracy of the current measurement and the allowable power dissipation across the current-sensing resistor. Larger voltages developed across this resistor allow for more accurate measurements to be made. Amplifiers have fixed internal errors that are largely dominated by the inherent input offset voltage. When the input signal decreases, these fixed internal amplifier errors become a larger portion of the measurement and increase the uncertainty in the measurement accuracy. When the input signal increases, the measurement uncertainty is reduced because the fixed errors are a smaller percentage of the signal being measured. Therefore, the use of larger value current-sensing resistors inherently improves the measurement accuracy.

However, a system design trade-off must be evaluated through use of larger input signals for improving the measurement accuracy. Increasing the current sense resistor value results in an increase in power dissipation across the current-sensing resistor. Increasing the value of the current-shunt resistor increases the differential voltage developed across the resistor when current passes through the component. This increase in voltage across the resistor increases the power that the resistor must be able to dissipate. Decreasing the value of the current-shunt resistor value reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreased input signal. Selecting the optimal value for the shunt resistor requires factoring both the accuracy requirement for the specific application and the allowable power dissipation of this component.

An increasing number of very low ohmic-value resistors are becoming more widely available with values reaching down as low as 200 $\mu\Omega$ or lower with power dissipations of up to 5 W that enable large currents to be accurately monitored with sensing resistors.

7.3.4.1 Selecting a Current-Sensing Resistor: Example

In this example, the trade-offs involved in selecting a current-sensing resistor are discussed. This example requires 2.5% accuracy for detecting a 10-A overcurrent event where only 250 mW is allowable for the dissipation across the current-sensing resistor at the full-scale current level. Although the maximum power dissipation is defined as 250 mW, a lower dissipation is preferred to improve system efficiency. Some initial assumptions are made that are used in this example: the limit-setting resistor (R_{LIMIT}) is a 1% component and the maximum tolerance specification for the internal threshold setting current source (0.5%) is used. Given the total error budget of 2.5%, up to 1% of error is available to be attributed to the measurement error of the device under these conditions.



INA301 ZHCSEK8A – SEPTEMBER 2015 – REVISED FEBRUARY 2016

www.ti.com.cn

As shown in $\frac{1}{85}$, the maximum value calculated for the current-sensing resistor with these requirements is 2.5 m Ω . Although this value satisfies the maximum power dissipation requirement of 250 mW, headroom is available from the 2.5% maximum total overcurrent detection error to reduce the value of the current-sensing resistor and reduce the power dissipation further. Selecting a 1.5-m Ω , current-sensing resistor value offers a good tradeoff for reducing the power dissipation in this scenario by approximately 40% and still remaining within the accuracy region.

| | PARAMETER | EQUATION | VALUE | UNIT | |
|----------------------------|--------------------------------------|--|-------|------|--|
| I _{MAX} | Maximum current | | 10 | А | |
| P _{D_MAX} | Maximum allowable power dissipation | | 250 | mW | |
| R _{SENSE_MAX} | Maximum allowable R _{SENSE} | $P_{D_{MAX}} / I_{MAX}^2$ | 2.5 | mΩ | |
| V _{OS} | Offset voltage | | 150 | μV | |
| V _{OS_ERROR} | Initial offset voltage error | $(V_{OS} / (R_{SENSE_MAX} \times I_{MAX}) \times 100$ | 0.6% | | |
| E _G | Gain error | | 0.25% | | |
| ERROR _{TOTAL} | Total measurement error | $\sqrt{(V_{OS}_{ERROR}^2 + E_G^2)}$ | 0.65% | | |
| | Allowable current threshold accuracy | | 2.5% | | |
| ERRORINITIAL | Initial threshold error | I _{LIMIT} Tolerance + R _{LIMIT} Tolerance | 1.5% | | |
| ERROR _{AVAILABLE} | Maximum allowable measurement error | Maximum Error – ERRORINITIAL | 1% | | |
| V _{OS_ERROR_MAX} | Maximum allowable offset error | $\sqrt{(\text{ERROR}_{\text{AVAILABLE}}^2 - \text{E}_{\text{G}}^2)}$ | 0.97% | | |
| V _{DIFF_MIN} | Minimum differential voltage | V _{OS} / V _{OS_ERROR_MAX (1%)} | 15 | mV | |
| R _{SENSE_MIN} | Minimum sense resistor value | V _{DIFF_MIN} / I _{MAX} | 1.5 | mΩ | |
| P _{D_MIN} | Lowest possible power dissipation | $R_{SENSE_{MIN}} \times I_{MAX}^2$ | 150 | mW | |

表 5. Calculating the Current-Sensing Resistor, R_{SENSE}

7.3.5 Hysteresis

The on-board comparator in the INA301 is designed to reduce the possibility of oscillations in the alert output when the measured signal level is near the overlimit threshold level because of noise. When the output voltage (V_{OUT}) exceeds the voltage developed at the LIMIT pin, the ALERT pin is asserted and pulls low. The output voltage must drop below the LIMIT pin threshold voltage by the gain-dependent hysteresis level in order for the ALERT pin to de-assert and return to the nominal high state, as shown in \mathbb{S} 38.




图 38. Typical Comparator Hysteresis



7.4 Device Functional Modes

7.4.1 Input Filtering

External system noise can significantly affect the ability of a comparator to accurately measure and detect whether input signals exceed the reference threshold levels, thus reliably indicating an overrange condition. The most obvious effect that external noise can have on the operation of a comparator is to cause a false alert condition. If a comparator detects a large noise transient coupled into the signal, the device can easily interpret this transient as an overrange condition.

External filtering can help reduce the amount of noise that reaches the comparator and reduce the likelihood of a false alert from occurring. The tradeoff to adding this noise filter is that the alert response time is increased because of the input signal being filtered as well as the noise. 🛛 39 shows the implementation of an input filter for the device.




图 39. Input Filter

Limiting the amount of input resistance used in this filter is important because this resistance can have a significant affect on the input signal that reaches the device input pins resulting from the device input bias currents. A typical system implementation involves placing the current-sensing resistor very near the device so the traces are very short and the trace impedance is very small. This layout helps reduce the ability of coupling additional noise into the measurement. Under these conditions, the characteristics of the input bias currents have minimal affect on device performance.

As illustrated in 🕅 40, the input bias currents increase in opposite directions when the differential input voltage increases. This increase results from the design of the device that allows common-mode input voltages to far exceed the device supply voltage range. With input filter resistors now placed in series with these unequal input bias currents, there are unequal voltage drops developed across these input resistors. The difference between these two drops appears as an added signal that (in this case) subtracts from the voltage developed across the current-sensing resistor, thus reducing the signal that reaches the device input pins. Smaller value input resistors reduce this effect of signal attenuation to allow for a more accurate measurement.

Device Functional Modes (接下页)




图 40. Input Bias Current vs Differential Input Voltage

For example, with a differential voltage of 10 mV developed across a current-sensing resistor and using $20-\Omega$ resistors, the differential signal that actually reaches the device is 9.85 mV. A measurement error of 1.5% is created as a result of these external input filter resistors. Using $10-\Omega$ input filter resistors instead of the $20-\Omega$ resistors reduces this added error from 1.5% down to 0.75%.

7.4.2 Using The INA301 with Common-Mode Transients Above 36 V

With a small amount of additional circuitry, the device can be used in circuits subject to transients higher than 36 V. Use only zener diodes or zener-type transient absorbers (sometimes referred to as *transzorbs*). Any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors, as shown in \mathbb{S} 41, as a working impedance for the zener diode. Keeping these resistors as small as possible is best, preferably 10 Ω or less. Larger values can be used with an additional induced error resulting from a reduced signal that actually reaches the device input pins. Because this circuit limits only short-term transients, many applications are satisfied with a 10- Ω resistor along with conventional zener diodes of the lowest power rating available. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.




图 41. Transient Protection



8 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The INA301 is designed to enable easy configuration for detecting overcurrent conditions in an application. This device is individually targeted towards unidirectional overcurrent detection of a single threshold. However, this device can also be paired with additional devices and circuitry to create more complex monitoring functional blocks.

8.2 Typical Application




图 42. Bidirectional Application

8.2.1 Design Requirements

Although the device is only able to measure current through a current-sensing resistor flowing in one direction, a second INA301 can be used to create a bidirectional monitor.



Typical Application (接下页)

8.2.2 Detailed Design Procedure


With the input pins of a second device reversed across the same current-sensing resistor, the second device is now able to detect current flowing in the other direction relative to the first device; see 242. The outputs of each device connect to an AND gate to detect if either of the limit threshold levels are exceeded. As shown in $\frac{1}{5}6$, the output of the AND gate is high if neither overcurrent limit thresholds are exceeded. A low output state of the AND gate indicates that either the positive overcurrent limit or the negative overcurrent limit are surpassed.

表 6. Bidirectional Overcurrent Output Status

| OCP STATUS | OUTPUT | | | |
|------------|--------|--|--|--|
| OCP+ | 0 | | | |
| OCP- | 0 | | | |
| No OCP | 1 | | | |

8.2.3 Application Curve

图 43 shows two INA301 devices being used in a bidirectional configuration and an output control circuit to detect if one of the two alerts is exceeded.



9 Power Supply Recommendations


The device input circuitry can accurately measure signals on common-mode voltages beyond the power-supply voltage, V_s . For example, the voltage applied to the V_s power-supply pin can be 5 V, whereas the load power-supply voltage being monitored (V_{CM}) can be as high as 36 V. Note also that the device can withstand the full -0.3 V to 36 V range at the input pins, regardless of whether the device has power applied or not.

Power-supply bypass capacitors are required for stability and must be placed as closely as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1 μ F. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.

10 Layout

10.1 Layout Guidelines

- Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.
- Make the connection of R_{LIMIT} to the ground pin as direct as possible to limit additional capacitance on this
 node. Routing this connection must be limited to the same plane if possible to avoid vias to internal planes. If
 the routing can not be made on the same plane and must pass through vias, ensure that a path is routed
 from R_{LIMIT} back to the ground pin and that R_{LIMIT} is not simply connected directly to a ground plane.
- The open-drain output pin is recommended to be pulled up to the supply voltage rail through a 10-kΩ pullup resistor.



10.2 Layout Example

NOTE: Connect the limit resistor directly to the GND pin.

图 44. Recommended Layout



11 器件和文档支持

11.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本 文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------------|-------------------|-----------------|-----------------------|--------------------|-------------------------------|----------------------------|--------------|---------------------|
| | | | | | | (4) | (5) | | |
| INA301A1IDGKR | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAU SN NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGD6 |
| INA301A1IDGKR.B | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | ZGD6 |
| INA301A1IDGKT | Last Time Buy | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | NIPDAU SN NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGD6 |
| INA301A2IDGKR | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGI6 |
| INA301A2IDGKR.B | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGI6 |
| INA301A2IDGKT | Last Time Buy | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGI6 |
| INA301A3IDGKR | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAU SN NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGH6 |
| INA301A3IDGKR.B | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | ZGH6 |
| INA301A3IDGKT | Last Time Buy | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | NIPDAU SN NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | ZGH6 |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA301 :

• Automotive : INA301-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司