









INA225-Q1 ZHCSDE7A - FEBRUARY 2015 - REVISED MARCH 2021

具有四个引脚可选增益设置的 INA225-Q1 AEC-Q100、36V 双向电流检测放大器

1 特性

- 符合 AEC-Q100 标准:
 - 温度等级 1:-40°C 至 +125°C
 - HBM ESD 分类等级 2
 - CDM ESD 分类等级 C4B
- 提供功能安全
 - 一 可帮助进行功能安全系统设计的文档
- 宽共模范围: 0V 至 36V
- 失调电压:±150μV(上限,所有增益)
- 失调电压漂移:0.5μV/°C(上限)
- 温度范围内的增益精度(上限):
 - 25V/V、50V/V: ±0.15%
 - 100V/V±0.2%
 - 200V/V: ±0.3%
 - 10ppm/°C 增益漂移
- 带宽:250kHz(增益 = 25V/V)
- 可编程增益:
 - G1 = 25V/V
 - G2 = 50V/V
 - G3 = 100V/V
 - G4 = 200V/V
- 静态电流:350µA(最大值)
- 封装:8引脚 VSSOP

2 应用

- 汽车照明
- 车身控制模块
- 电机控制
- 阀门控制
- 仪表组
- 中央控制模块

3 说明

INA225-Q1 是一款电压输出、电流感测放大器,能够 在 0V 至 36V 共模电压上感测电流感测电阻的压降。 并且与电源电压无关。此器件是一款双向、电流分流监 控器,允许外部基准用于测量双向流入电流感测电阻器 的电流。


使用两个增益选择端子(GS0 和 GS1)可选择四个 离散增益电平,从而对 25V/V、50V/V、100V/V 和 200V/V 增益进行编程。使用低偏移、零漂移架构和精 密增益值,可在分流器上的压降上限低至 10mV 满量 程的情况下进行电流检测,同时在整个工作温度范围内 保持非常高精度的测量水准。

此器件由一个 +2.7V 至 +36V 的单电源供电,最大 电源电流为 350µA。此器件的额定扩展工作温度范围 为 -40 °C 至 +125 °C,采用超薄小外形尺寸封装 (VSSOP)-8 封装。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
INA225-Q1	VSSOP (8)	3.00mm x 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



典型应用

English Data Sheet: SBOS728



Table of Contents

1 特性 1 8 Applications and Implementation
2 应用
3 说明
4 Revision History
5 Pin Configuration and Functions3 10 Layout2
6 Specifications 4 10.1 Layout Guidelines 2
6.1 Absolute Maximum Ratings ⁽¹⁾ 4 10.2 Layout Example2
6.2 ESD Ratings
6.3 Recommended Operating Conditions4 11.1 Documentation Support2
6.4 Thermal Information
6.5 Electrical Characteristics5 11.3 支持资源2
6.6 Typical Characteristics
7 Detailed Description
7.1 Overview
7.2 Functional Block Diagram
7.3 Feature Description
7.4 Device Functional Modes16

4 Revision History

C	hanges from Revision * (February 2015) to Revision A (March 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	· · · · · · · · · · · · · · ·
•	向 <i>特性</i> 添加了"功能安全"要点	
•	为重要图形添加了标题	
	Added 25 kΩ value to R _{INT} in <i>Input Filtering</i>	



5 Pin Configuration and Functions




图 5-1. DGK Package VSSOP-8 (Top View)

表 5-1. Pin Functions

	PIN	I/O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	IN+	Analog input	Connect to supply side of shunt resistor.	
2	GND	Analog	Ground	
3	Vs	Analog	Power supply, 2.7 V to 36 V	
4	OUT	Analog output	Output voltage	
5	GS0	Digital input	Gain select. Connect to V _S or GND. 表 7-3 lists terminal settings and the corresponding gain value.	
6	GS1	Digital input	Gain select. Connect to V _S or GND. 表 7-3 lists terminal settings and the corresponding gain value.	
7	REF	Analog input	Reference voltage, 0 V to V _S	
8	IN-	Analog input	Connect to load side of shunt resistor.	



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

		MIN	MAX	UNIT
Supply voltage			+40	V
Analog inputs, V _{IN+} , V _{IN} (2)	Differential (V _{IN+}) – (V _{IN} –)	-40	+40	V
Arialog inputs, $v_{\text{IN+}}$, $v_{\text{IN-}}$	Common-mode ⁽³⁾	GND - 0.3	+40	V
REF, GS0, and GS1 inputs	REF, GS0, and GS1 inputs		$(V_S) + 0.3$	V
Output		GND – 0.3	(V _S) + 0.3	V
	Operating, T _A	-55	+150	°C
Temperature	Junction, T _J		+150	°C
	Storage, T _{stg}	-65	+150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- terminals, respectively.
- (3) Input voltage at any terminal may exceed the voltage shown if the current at that terminal is limited to 5 mA.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2500	V
V _{(ES}	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

Over operating free-air temperature range, unless otherwise noted.

		MIN	NOM	MAX	UNIT
V _{CM}	Common-mode input voltage		12		V
Vs	Operating supply voltage		5		V
T _A	Operating free-air temperature	-40		+125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		
			UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	163.6	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	57.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	84.7	°C/W
Ψлт	Junction-to-top characterization parameter	6.5	C/VV
ΨЈВ	Junction-to-board characterization parameter	83.2	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Document Feedback



6.5 Electrical Characteristics

At T_A = +25 °C, V_{SENSE} = V_{IN+} – V_{IN-} , V_S = +5 V, V_{IN+} = 12 V, and V_{REF} = V_S / 2, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT					•	
V _{CM}	Common-mode input range	T _A = -40 °C to +125 °C	0		36	V
CMR	Common-mode rejection	$V_{IN+} = 0 \text{ V to } +36 \text{ V, } V_{SENSE} = 0 \text{ mV,}$ $T_A = -40 \text{ °C to } +125 \text{ °C}$	95	105		dB
V _{OS}	Offset voltage, RTI ⁽¹⁾	V _{SENSE} = 0 mV		±75	±150	μV
dV _{OS} /dT	RTI vs. temperature	$T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$		0.2	0.5	μV/°C
PSRR	Power-supply rejection ratio	V _{SENSE} = 0 mV, V _{REF} = 2.5 V, V _S = 2.7 V to 36 V		±0.1	±1	μV/V
I _B	Input bias current	V _{SENSE} = 0 mV	55	72	85	μA
Ios	Input offset current	V _{SENSE} = 0 mV		±0.5		μA
V _{REF}	Reference input range	T _A = -40 °C to +125 °C	0		Vs	V
OUTPUT	Ţ					
G	Gain		25, 5	50, 100, 200		V/V
		Gain = 25 V/V and 50 V/V, V _{OUT} = 0.5 V to V _S - 0.5 V, T _A = -40 °C to +125 °C		±0.05%	±0.15%	
E _G	Gain error	Gain = 100 V/V, V_{OUT} = 0.5 V to V_{S} – 0.5 V, T_{A} = -40 °C to +125 °C		±0.1%	±0.2%	
		Gain = 200 V/V, V_{OUT} = 0.5 V to V_S – 0.5 V, T_A = -40 °C to +125 °C		±0.1%	±0.3%	
	Gain error vs. temperature	G = 25 V/V, 50 V/V, 100 V/V, T _A = -40 °C to +125 °C		3	10	ppm/°C
	·	G = 200 V/V, T _A = -40 °C to +125 °C		5	15	
	Nonlinearity error	V _{OUT} = 0.5 V to V _S – 0.5 V		±0.01%		
	Maximum capacitive load	No sustained oscillation		1		nF
VOLTAG	SE OUTPUT ⁽²⁾				•	
	Swing to V _S power-supply rail	R_L = 10 k Ω to GND, T_A = -40 °C to +125 °C		V _S - 0.05	V _S - 0.2	V
		$V_{REF} = V_S / 2$, all gains, $R_L = 10 \text{ k}\Omega$ to GND, $T_A = -40 \text{ °C}$ to +125 °C		V _{GND} + 5	V _{GND} + 10	mV
		V_{REF} = GND, gain = 25 V/V, R_L = 10 kΩ to GND, T_A = -40 °C to +125 °C		V _{GND} + 7		mV
	Swing to GND ⁽³⁾	V_{REF} = GND, gain = 50 V/V, R_L = 10 kΩ to GND, T_A = -40 °C to +125 °C		V _{GND} + 15		mV
		V_{REF} = GND, gain = 100 V/V, R_L = 10 kΩ to GND, T_A = -40 °C to +125 °C		V _{GND} + 30		mV
		V_{REF} = GND, gain = 200 V/V, R_L = 10 kΩ to GND, T_A = -40 °C to +125 °C		V _{GND} + 60		mV
FREQUE	ENCY RESPONSE					
		Gain = 25 V/V, C _{LOAD} = 10 pF		250		kHz
BW	Bandwidth	Gain = 50 V/V, C _{LOAD} = 10 pF		200		kHz
DVV	Danuwium	Gain = 100 V/V, C _{LOAD} = 10 pF		125		kHz
		Gain = 200 V/V, C _{LOAD} = 10 pF		70		kHz
SR	Slew rate			0.4		V/µs
NOISE,	RTI ⁽¹⁾				•	
	Voltage noise density			50		nV/√ Hz



At T_A = +25 °C, V_{SENSE} = V_{IN+} – V_{IN-} , V_S = +5 V, V_{IN+} = 12 V, and V_{REF} = V_S / 2, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
DIGITA	L INPUT		'		-		
Ci	Input capacitance			3		pF	
	Leakage input current	$0 \le V_{IN} \le V_{S}$		1	2	μA	
V _{IL}	Low-level input logic level		0		0.6	V	
V _{IH}	High-level input logic level		2		Vs	V	
POWER	R SUPPLY						
Vs	Operating voltage range	T _A = -40 °C to +125 °C	+2.7		+36	V	
IQ	Quiescent current	V _{SENSE} = 0 mV		300	350	μA	
	I _Q over temperature	T _A = -40 °C to +125 °C			375	μA	
TEMPE	TEMPERATURE RANGE						
	Specified range		-40		+125	°C	
	Operating range		– 55		+150	°C	

- (1) RTI = referred-to-input.
- See Typical Characteristic curve, *Output Voltage Swing vs. Output Current* (图 6-10). See Typical Characteristic curve, *Unidirectional Output Voltage Swing vs. Temperature* (图 6-14).


Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.6 Typical Characteristics

At T_A = +25 °C, V_S = +5 V, V_{IN+} = 12 V, and V_{REF} = V_S / 2, unless otherwise noted.







图 6-1. Input Offset Voltage Production Distribution

图 6-2. Input Offset Voltage vs. Temperature







图 6-3. Common-Mode Rejection Production
Distribution

图 6-4. Common-Mode Rejection Ratio vs.
Temperature








图 6-5. Gain Error Production Distribution (Gain = 25 V/V)

图 6-6. Gain Error Production Distribution (Gain = 50 V/V)











图 6-13. Output Voltage Swing vs Output Current

图 6-14. Unidirectional Output Voltage Swing vs.
Temperature







图 6-15. Input Bias Current vs. Common-Mode Voltage (Supply Voltage = +5 V)

图 6-16. Input Bias Current vs. Common-Mode Voltage (Supply Voltage = 0 V, Shutdown)









图 6-18. Quiescent Current vs. Temperature










V_{DIFF} = 20 mV

V_{OUT} at 25-V/V Gain = 500 mV

V_{OUT} at 50-V/V Gain = 1 V


图 6-25. Step Response (Gain = 200 V/V, 2-V_{PP} **Output Step)**





 $V_{DIFF} = 20 \text{ mV}$ V_{OUT} at 100-V/V Gain = 2 V V_{OUT} at 25-V/V Gain = 500 mV

 $V_{DIFF} = 20 \text{ mV}$




V_{OUT} at 200-V/V Gain = 4 V

V_{OUT} at 50-V/V Gain = 1 V

图 6-27. Gain Change Output Response (Gain = 25

V/V to 100 V/V)



 $V_{DIFF} = 20 \text{ mV}$

V_{OUT} at 100-V/V Gain = 2 V

V_{OUT} at 200-V/V Gain = 4 V

图 6-29. Gain Change Output Response (Gain = 100 V/V to 200 V/V)

图 6-28. Gain Change Output Response (Gain = 50 V/V to 200 V/V)





图 6-30. Gain Change Output Response From Saturation (Gain = 50 V/V to 25 V/V)









图 6-31. Gain Change Output Response From Saturation (Gain = 100 V/V to 25 V/V)

图 6-32. Gain Change Output Response From Saturation (Gain = 200 V/V to 50 V/V)






图 6-33. Gain Change Output Response From Saturation (Gain = 200 V/V to 100 V/V)

图 6-34. Common-Mode Voltage Transient Response





图 6-35. Start-Up Response

7 Detailed Description

7.1 Overview

The INA225-Q1 is a 36-V, common-mode, zero-drift topology, current-sensing amplifier. This device features a significantly higher signal bandwidth than most comparable precision, current-sensing amplifiers, reaching up to 125 kHz at a gain of 100 V/V. A very useful feature present in the device is the built-in programmable gain selection. To increase design flexibility with the device, a programmable gain feature is added that allows changing device gain during operation in order to accurately monitor wider dynamic input signal ranges. Four discrete gain levels (25 V/V, 50 V/V, 100 V/V, and 200 V/V) are available in the device and are selected using the two gain-select terminals, GS0 and GS1.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Selecting A Shunt Resistor

The device measures the differential voltage developed across a resistor when current flows through it. This resistor is commonly referred to as a *current-sensing resistor* or a *current-shunt resistor*, with each term commonly used interchangeably. The flexible design of the device allows a wide range of input signals to be measured across this current-sensing resistor.

Selecting the value of this current-sensing resistor is based primarily on two factors: the required accuracy of the current measurement and the allowable power dissipation across the resistor. The larger the voltage developed across this resistor the more accurate of a measurement that can be made because of the fixed internal amplifier errors. These fixed internal amplifier errors, which are dominated by the internal offset voltage of the device, result in a larger measurement uncertainty when the input signal gets smaller. When the input signal gets larger, the measurement uncertainty is reduced because the fixed errors become a smaller percentage of the signal being measured.

A system design trade-off for improving the measurement accuracy through the use of the larger input signals is the increase in the power dissipated across the current-sensing resistor. Increasing the value of the current-shunt resistor increases the differential voltage developed across the resistor when current passes through it. However, the power that is then dissipated across this component also increases. Decreasing the value of

the current-shunt resistor value reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreasing input signal. Finding the optimal value for the shunt resistor requires factoring both the accuracy requirement of the application and allowable power dissipation into the selection of the component. An increasing amount of very low ohmic value resistors are becoming available with values reaching down to 200 $\mu\Omega$ with power dissipations of up to 5 W, thus enabling very large currents to be accurately monitored using sensing resistors.

The maximum value for the current-sensing resistor that can be chosen is based on the full-scale current to be measured, the full-scale input range of the circuitry following the device, and the device gain selected. The minimum value for the current-sensing resistor is typically a design-based decision because maximizing the input range of the circuitry following the device is commonly preferred. Full-scale output signals that are significantly less than the full input range of the circuitry following the device output can limit the ability of the system to exercise the full dynamic range of system control based on the current measurement.

7.3.1.1 Selecting A Current-Sense Resistor Example

The example in $\frac{1}{8}$ 7-1 is based on a set of application characteristics, including a 10-A full-scale current range and a 4-V full-scale output requirement. The calculations for selecting a current-sensing resistor of an appropriate value are shown in $\frac{1}{8}$ 7-1.

表 7-1. Calculating the Current-Sense Resistor, R_{SENSE}

32 7 11 Galdalating the Gallont Golloo 120010101, 125ENSE				
	PARAMETER	EQUATION	RESULT	
I _{MAX}	Full-scale current		10 A	
V _{OUT}	Full-scale output voltage		4 V	
Gain	Gain selected	Initial selection based on default gain setting.	25 V/V	
V _{DIFF}	Ideal maximum differential input voltage	V _{Diff} = V _{OUT} / Gain	160 mV	
R _{SHUNT}	Shunt resistor value	R _{SHUNT} = V _{Diff} / I _{MAX}	16 mΩ	
P _{RSENSE}	Current-sense resistor power dissipation	R _{SENSE} x I _{MAX} ²	1.6 W	
V _{OS} Error	Offset voltage error	(V _{OS} / V _{DIFF}) x 100	0.094%	

7.3.1.2 Optimizing Power Dissipation versus Measurement Accuracy

The example shown in $\frac{1}{5}$ 7-1 results in a maximum current-sensing resistor value of 16 m Ω to develop the 160 mV required to achieve the 4-V full-scale output with the gain set to 25 V/V. The power dissipated across this 16-m Ω resistor at the 10-A current level is 1.6 W, which is a fairly high power dissipation for this component. Adjusting the device gain allows alternate current-sense resistor values to be selected to ease the power dissipation requirement of this component.

Product Folder Links: INA225-Q1

Changing the gain setting from 25 V/V to 100 V/V, as shown in 表 7-2, decreases the maximum differential input voltage from 160 mV down to 40 mV, thus requiring only a 4-m Ω current-sensing resistor to achieve the 4-V output at the 10-A current level. The power dissipated across this resistor at the 10-A current level is 400 mW, significantly increasing the availability of component options to select from.

The increase in gain by a factor of four reduces the power dissipation requirement of the current-sensing resistor by this same factor of four. However, with this smaller full-scale signal, the measurement uncertainty resulting from the device fixed input offset voltage increases by the same factor of four. The measurement error resulting from the device input offset voltage is approximately 0.1% at the 160-mV full-scale input signal for the 25-V/V gain setting. Increasing the gain to 100 V/V and decreasing the full-scale input signal to 40 mV increases the offset induced measurement error to 0.38%.

表 7-2. Accuracy and RSENSE Power Dissipation vs. Gain Setting

	PARAMETER	EQUATION	RESULT
I _{MAX}	Full-scale current		10 A
V _{OUT}	Full-scale output voltage		4 V
Gain	Gain selected		100 V/V
V _{DIFF}	Ideal maximum differential input voltage	V _{Diff} = V _{OUT} / Gain	40 mV
R _{SENSE}	Current-sense resistor value	R _{SENSE} = V _{Diff} / I _{MAX}	4 mΩ
P _{RSENSE}	Current-sense resistor power dissipation	R _{SENSE} x I _{MAX} ²	0.4 W
V _{OS} Error	Offset voltage error	(V _{OS} / V _{DIFF}) x 100	0.375%

7.3.2 Programmable Gain Select

The device features a terminal-controlled gain selection in determining the device gain setting. Four discrete gain options are available (25 V/V, 50 V/V, 100 V/V, and 200 V/V) on the device and are selected based on the voltage levels applied to the gain-select terminals (GS0 and GS1). These terminals are typically fixed settings for most applications but the programmable gain feature can be used to adjust the gain setting to enable wider dynamic input range monitoring as well as to create an automatic gain control (AGC) network.

表 7-3 shows the corresponding gain values and gain-select terminal values for the device.

表 7-3. Gain Select Settings

GAIN	GS0	GS1
25 V/V	GND	GND
50 V/V	GND	V _S
100 V/V	V _S	GND
200 V/V	V _S	V _S



7.4 Device Functional Modes

7.4.1 Input Filtering

An obvious and straightforward location for filtering is at the device output; however, this location negates the advantage of the low output impedance of the internal buffer. The input then represents the best location for implementing external filtering. **2** 7-1 shows the typical implementation of the input filter for the device.




图 7-1. Input Filter

Care must be taken in the selection of the external filter component values because these components can affect device measurement accuracy. Placing external resistance in series with the input terminals creates an additional error so these resistors should be kept as low of a value as possible with a recommended maximum value of

10 Ω or less. Increasing the value of the input filter resistance beyond 10 Ω results in a smaller voltage signal present at the device input terminals than what is developed across the current-sense shunt resistor.

The internal bias network shown in \$\mathbb{Z}\$ 7-1 creates a mismatch in the two input bias current paths when a differential voltage is applied between the input terminals. Under normal conditions, where no external resistance is added to the input paths, this mismatch of input bias currents has little effect on device operation or accuracy. However, when additional external resistance is added (such as for input filtering), the mismatch of input bias currents creates unequal voltage drops across these external components. The mismatched voltages result in a signal reaching the input terminals that is lower in value than the signal developed directly across the current-sensing resistor.

The amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance value (R_S) and the internal input resistors (R_{INT} = 25 k Ω). The reduction of the shunt voltage reaching the device input terminals appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance.

The amount of error these external filter resistors introduce into the measurement can be calculated using the simplified gain error factor in 方程式 1, where the gain error factor is calculated with 方程式 2.

Gain Error Factor =
$$\frac{50,000}{(41 \times R_S) + 50,000}$$
 (1)

Gain Error Factor =
$$\frac{(1250 \times R_{INT})}{(1250 \times R_{S}) + (1250 \times R_{INT}) + (R_{S} \times R_{INT})}$$
(2)

where:

- R_{INT} is the internal input impedance, and
- R_S is the external series resistance.

For example, using the gain error factor (1), a 10-<math>0 series resistance results in a gain error factor of 0.992. The corresponding gain error is then calculated using 678000 <math>78000 <math>900 900 918000 <math>918000 <math>918000 <math>918000 <math>918000 <math>918000 <math>918000 <math>918000 <math>928000 <math>928000 <math>938000 <math>93800

Gain Error (%) =
$$1 - \text{Gain Error Factor}$$
 (3)

7.4.2 Shutting Down the Device

Although the device does not have a shutdown terminal, the low-power consumption allows for the device to be powered from the output of a logic gate or transistor switch that can turn on and turn off the voltage connected to the device power-supply terminal.

However, in current-shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the device simplified schematic in shutdown mode, as shown in $\boxed{8}$ 7-2.




图 7-2. Shutting Down the Device

Note that there is typically a 525-k Ω impedance (from the combination of the 500-k Ω feedback and 25-k Ω input resistors) from each device input to the REF terminal. The amount of current flowing through these terminals depends on the respective configuration. For example, if the REF terminal is grounded, calculating the effect

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

of the 525-k Ω impedance from the shunt to ground is straightforward. However, if the reference or op amp is powered while the device is shut down, the calculation is direct. Instead of assuming 525 k Ω to ground, assume 525 k Ω to the reference voltage. If the reference or op amp is also shut down, some knowledge of the reference or op amp output impedance under shutdown conditions is required. For instance, if the reference source behaves similar to an open circuit when un-powered, little or no current flows through the 525-k Ω path.

7.4.3 Using the Device with Common-Mode Transients Above 36 V




图 7-3. Device Transient Protection



8 Applications and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The INA225-Q1 measures the voltage developed across a current-sensing resistor when current passes through it. The ability to drive the reference terminal to adjust the functionality of the output signal offers multiple configurations discussed throughout this section.

8.2 Typical Applications

8.2.1 Microcontroller-Configured Gain Selection




图 8-1. Microcontroller-Configured Gain Selection Schematic

8.2.1.1 Design Requirements

■ 8-1 shows the typical implementation of the device interfacing with an analog-to-digital converter (ADC) and microcontroller.

8.2.1.2 Detailed Design Procedure

In this application, the device gain setting is selected and controlled by the microcontroller to ensure the device output is within the linear input range of the ADC. Because the output range of the device under a specific gain setting approaches the linear output range of the INA225-Q1 itself or the linear input range of the ADC, the microcontroller can adjust the device gain setting to ensure the signal remains within both the device and the ADC linear signal range.

Copyright © 2022 Texas Instruments Incorporated



8.2.1.3 Application Curve

8-2 illustrates how the microcontroller can monitor the ADC measurements to determine if the device gain setting should be adjusted to ensure the output of the device remains within the linear output range as well as the linear input range of the ADC. When the output of the device rises to a level near the desired maximum voltage level, the microcontroller can change the GPIO settings connected to the G0 and G1 gain-select terminals to adjust the device gain setting, thus resulting in the output voltage dropping to a lower output range. When the input current increases, the output voltage increases again to the desired maximum voltage level. The microcontroller can again change the device gain setting to drop the output voltage back to a lower range.




图 8-2. Microcontroller-Configured Gain Selection Response



8.2.2 Unidirectional Operation




图 8-3. Unidirectional Application Schematic

8.2.2.1 Design Requirements

The device can be configured to monitor current flowing in one direction or in both directions, depending on how the REF terminal is configured. For measuring current in one direction, only the REF terminal is typically connected to ground as shown in 88-3. With the REF terminal connected to ground, the output is low with no differential input signal applied. When the input signal increases, the output voltage at the OUT terminal increases above ground based on the device gain setting.

8.2.2.2 Detailed Design Procedure

The linear range of the output stage is limited in how close the output voltage can approach ground under zero input conditions. Resulting from an internal node limitation when the REF terminal is grounded (unidirectional configuration) the device gain setting determines how close to ground the device output voltage can achieve when no signal is applied; see ₹ 6-14. To overcome this internal node limitation, a small reference voltage (approximately 10 mV) can be applied to the REF terminal to bias the output voltage above this voltage level. The device output swing capability returns to the 10-mV saturation level with this small reference voltage present.

At the lowest gain setting, 25 V/V, the device is capable of accurately measuring input signals that result in output voltages below this 10-mV saturation level of the output stage. For these gain settings, a reference voltage can be applied to bias the output voltage above this lower saturation level to allow the device to monitor these smaller input signals. To avoid common-mode rejection errors, buffer the reference voltage connected to the REF terminal.

A less frequently-used output biasing method is to connect the REF terminal to the supply voltage, V_S . This method results in the output voltage saturating at 200 mV below the supply voltage when no differential input signal is present. This method is similar to the output saturated low condition with no input signal when the REF terminal is connected to ground. The output voltage in this configuration only responds to negative currents that develop negative differential input voltage relative to the device IN- terminal. Under these conditions, when the differential input signal increases negatively, the output voltage moves downward from the saturated supply voltage. The voltage applied to the REF terminal must not exceed the device supply voltage.

8.2.2.3 Application Curve

An example output response of a unidirectional configuration is shown in
8 8-4. With the REF terminal connected directly to ground, the output voltage is biased to this zero output level. The output rises above the reference voltage for positive differential input signals but cannot fall below the reference voltage for negative differential input signals because of the grounded reference voltage.




图 8-4. Unidirectional Application Output Response

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



8.2.3 Bidirectional Operation




图 8-5. Bidirectional Application Schematic

8.2.3.1 Design Requirements

The device is a bidirectional, current-sense amplifier capable of measuring currents through a resistive shunt in two directions. This bidirectional monitoring is common in applications that include charging and discharging operations where the current flow-through resistor can change directions.

8.2.3.2 Detailed Design Procedure

The ability to measure this current flowing in both directions is enabled by applying a voltage to the REF terminal, as shown in 8.5. The voltage applied to REF (V_{REF}) sets the output state that corresponds to the zero-input level state. The output then responds by increasing above V_{REF} for positive differential signals (relative to the IN– terminal) and responds by decreasing below V_{REF} for negative differential signals. This reference voltage applied to the REF terminal can be set anywhere between 0 V to V_{S} . For bidirectional applications, V_{REF} is typically set at mid-scale for equal range in both directions. In some cases, however, V_{REF} is set at a voltage other than half-scale when the bidirectional current is non-symmetrical.



8.2.3.3 Application Curve

An example output response of a bidirectional configuration is shown in \boxtimes 8-6. With the REF terminal connected to a reference voltage, 2.5 V in this case, the output voltage is biased upwards by this reference level. The output rises above the reference voltage for positive differential input signals and falls below the reference voltage for negative differential input signals.




图 8-6. Bidirectional Application Output Response

9 Power Supply Recommendations

The input circuitry of the device can accurately measure signals on common-mode voltages beyond its power supply voltage, V_S . For example, the voltage applied to the V_S power supply terminal can be 5 V, whereas the load power-supply voltage being monitored (the common-mode voltage) can be as high as +36 V. Note also that the device can withstand the full -0.3-V to +36-V range at the input terminals, regardless of whether the device has power applied or not.

Power-supply bypass capacitors are required for stability and should be placed as closely as possible to the supply and ground terminals of the device. A typical value for this supply bypass capacitor is 0.1 μ F. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

10 Layout

10.1 Layout Guidelines

- Connect the input terminals to the sensing resistor using a Kelvin or 4-wire connection. This connection
 technique ensures that only the current-sensing resistor impedance is detected between the input terminals.
 Poor routing of the current-sensing resistor commonly results in additional resistance present between the
 input terminals. Given the very low ohmic value of the current resistor, any additional high-current carrying
 impedance can cause significant measurement errors.
- The power-supply bypass capacitor should be placed as closely as possible to the supply and ground terminals. The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

10.2 Layout Example




图 10-1. Recommended Layout

备注

The layout shown has REF connected to ground for unidirectional operation. Gain-select terminals (GS0 and GS1) are also connected to ground, indicating a 25-V/V gain setting.

Copyright © 2022 Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

INA225EVM User's Guide, SBOU140

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

TI 术语表 本术语表列出并

本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
INA225AQDGKRQ1	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	IAAQ
INA225AQDGKRQ1.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	IAAQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA225-Q1:

Catalog: INA225

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$ Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Sep-2020

TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA225AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 21-Sep-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA225AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司