







INA191, INA2191

ZHCSJE3C - FEBRUARY 2019 - REVISED AUGUST 2021

INAx191 采用 WCSP 封装、具有皮安级 IB 和使能引脚的 40V、双向、 流检测放大器

1 特性

低功耗:

- 电源电压 V_S: 1.7V 至 5.5V

- 关断电流:100nA(INA191的最大值) - 静态电流:43 μ A (INA191 25°C 时)

 低输入偏置电流:100pA(典型值) (支持微安级电流测量)

双向电流测量 (INA2191)

精度:

- ±0.25% 的最大增益误差(A2 至 A5 器件)

- 7ppm/°C 的增益漂移(最大值) - ±12 μ V (最大值)的失调电压

- 0.13µV/°C 的温漂(最大值) 宽共模电压:-0.2 V 至 +40 V

增益选项:

INAx191A1 : 25 V/V INAx191A2: 50V/V INAx191A3: 100V/V INAx191A4: 200V/V INAx191A5 : 500V/V

封装:

 INA191: 0.895mm² DSBGA INA2191: 1.79mm² DSBGA

2 应用

- 笔记本电脑
- 手机
- 电池供电设备
- 电信设备
- 电源管理
- 电池充电器

3 说明


INAx191 是一款低功耗、电压输出、电流分流监控器 (也称为电流检测放大器),常用于过流保护和精密电 流测量(用于实现系统优化),此外它还可用于闭环反 馈电路中。该器件可在独立于电源电压之外的 - 0.2V 至 +40V 共模电压下检测分流器上的压降。INAx191 的低输入偏置电流允许使用更大的电流检测电阻器,从 而能够提供 µA 级的精确电流测量。共有五种固定增益 可供选择: 25V/V、50V/V、100V/V、200V/V 或 500V/V。零漂移架构的低失调电压扩展了电流测量的 动态范围,并允许使用具有更低功率损耗的更小检测电 阻器,同时仍提供精确的电流测量。

INA191 由 1.7V 至 5.5V 单电源供电,在启用时消耗的 最大电源电流为 65µA, 在禁用时仅为 100nA。该器件 的额定工作温度范围为 -40°C 至 +125°C,采用 DSBGA-6 (INA191) 和 DSBGA-12 (INA2191) 封装。

器件信息(1)

	BB 11 1B	
器件型号	封装	封装尺寸(标称值)
INA191	DSBGA (6)	1.17mm × 0.765mm
INA2191	DSBGA (12)	1.17 mm × 1.53 mm

要了解所有可用封装,请参见数据表末尾的封装选项附录。



(1) REF pin only available on INA2191

简化版原理图



Table of Contents

特性	1	8 Application and Implementation	22
! 应用		8.1 Application Information	
· /_ ,/1		8.2 Typical Application	<mark>27</mark>
Revision History		9 Power Supply Recommendations	28
Pin Configuration and Functions		10 Layout	29
Specifications		10.1 Layout Guidelines	29
6.1 Absolute Maximum Ratings		10.2 Layout Examples	29
6.2 ESD Ratings		11 Device and Documentation Support	<mark>31</mark>
6.3 Recommended Operating Conditions		11.1 Documentation Support	31
6.4 Thermal Information		11.2 接收文档更新通知	31
6.5 Electrical Characteristics		11.3 支持资源	31
6.6 Typical Characteristics		11.4 Trademarks	
Detailed Description		11.5 静电放电警告	31
7.1 Overview	15	11.6 术语表	31
7.2 Functional Block Diagram	15	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	31
7.4 Device Functional Modes	18		

Changes from Revision B (February 2021) to Revision C (August 2021)	Page
• 将数据表状态从"混合量产"更改为"量产数据"	1
• 将 INA2191 器件状态从"预告信息"更改为"量产数据"	
 Added INA191 and INA2191 test conditions to gain error, gain error drift, swing to V_S, and e 	nable
logic parameters	
• Changed INA191 and INA2191 test conditions for output leakage disabled parameters	
Changed INA2191 values for the quiescent current parameters for production data	6
Changed the Typical Characteristics section	
Changed INA2191 information in the Low Quiescent Current With Output Enable section	
Changed INA2191 information in the <i>Unidirectional Mode</i> section	18
Changed 图 8-3 and the filtering information in the Signal Conditioning section	
Changes from Revision A (April 2019) to Revision B (February 2021)	Page
• 将数据表状态从"量产数据"更改为"混合量产"	1
• 向数据表添加了状态为"预告信息"的 INA2191 器件	
Changes from Revision * (February 2019) to Revision A (April 2019)	Page
• 将器件状态从预告信息更改为量产数据(正在供货)	1



5 Pin Configuration and Functions




图 5-1. INA191 YFD Package 6-Pin DSBGA Top View

表 5-1. Pin Functions (INA191)

Р	IN	TYPE	DESCRIPTION			
NAME NO.		ITPE	DESCRIPTION			
ENABLE	В3	Digital input	Enable pin. When this pin is driven to V_S , the device is on and functions as a current sense amplifier. When this pin is driven to GND, the device is off, the supply current is reduced, and the output is placed in a high-impedance state. This pin must be driven externally, or connected to V_S if not used.			
GND B2 Analog		Analog	Ground.			
IN+	A1	Analog input	Current-shunt monitor positive input. For high-side applications, connect this pin to the bus voltage side of the sense resistor. For low-side applications, connect this pin to the load side of the sense resistor.			
IN -	B1	Analog input	Current-shunt monitor negative input. For high-side applications, connect this pin to the load side of the sense resistor. For low-side applications, connect this pin to the ground side of the sense resistor.			
OUT	А3	Analog output	This pin provides an analog voltage output that is the amplified voltage difference from the IN+ to the IN - pins.			
VS	A2	Analog	Power supply, 1.7 V to 5.5 V.			






图 5-2. INA2191 YBJ Package 12-Pin DSBGA Top View

表 5-2. Pin Functions (INA2191)

P	IN	TVDE	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
ENABLE1	B2	Digital input	Enable pin for output 1. When this pin is driven to V_S , channel 1 is on and functions as a current sense amplifier. When both enable pins are driven to GND, the device is off and the supply current is reduced. This pin must be driven externally, or connected to V_S if not used.
		Digital input	Enable pin for output 2. When this pin is driven to V_S , channel 2 is on and functions as a current sense amplifier. When both enable pins are driven to GND, the device is off and the supply current is reduced. This pin must be driven externally, or connected to V_S if not used.
GND	D2	Analog	Ground.
IN+1	A1	Analog input	Current-shunt monitor positive input for channel 1. For high-side applications, connect this pin to the bus voltage side of the sense resistor. For low-side applications, connect this pin to the load side of the sense resistor.
IN+2	D1	Analog input	Current-shunt monitor positive input for channel 2. For high-side applications, connect this pin to the bus voltage side of the sense resistor. For low-side applications, connect this pin to the load side of the sense resistor.
IN - 1	B1	Analog input	Current-shunt monitor negative input for channel 1. For high-side applications, connect this pin to the load side of the sense resistor. For low-side applications, connect this pin to the ground side of the sense resistor.
IN - 2	C1	Analog input	Current-shunt monitor negative input for channel 2. For high-side applications, connect this pin to the load side of the sense resistor. For low-side applications, connect this pin to the ground side of the sense resistor.
OUT1	А3	Analog output	This pin provides an analog voltage output that is the amplified voltage difference from the IN+1 to the IN - 1 pins, and is offset by the voltage applied to the REF1 pin.
OUT2	D3	Analog output	This pin provides an analog voltage output that is the amplified voltage difference from the IN+2 to the IN - 2 pins, and is offset by the voltage applied to the REF2 pin.
REF1	В3	Analog input	Reference input for channel 1. Enables bidirectional current sensing for channel 1 with an externally applied voltage.
REF2 C3 Analog input Reference input for channel 2. Enables bidirectional current sens externally applied voltage.		Reference input for channel 2. Enables bidirectional current sensing for channel 2 with an externally applied voltage.	
VS	A2	Analog	Power supply, 1.7 V to 5.5 V.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Vs	Supply voltage			6	V
V _{IN+} ,	Analog inputs	Differential (V _{IN+}) - (V _{IN -}) ⁽²⁾	- 42	42	V
V _{IN} -	Arialog inputs	V _{IN+} , V _{IN-} , with respect to GND ⁽³⁾	GND - 0.3	42	V
V _{ENABLE}	ENABLE		GND - 0.3	6	V
	REF, OUT ⁽³⁾		GND - 0.3	(V _S) + 0.3	V
	Input current into any pin ⁽³⁾			5	mA
T _A	Operating temperature		- 55	150	°C
$T_{\rm J}$	Junction temperature			150	°C
T _{stg}	Storage temperature		- 65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN pins, respectively.
- (3) Input voltage at any pin may exceed the voltage shown if the current at that pin is limited to 5 mA.

6.2 ESD Ratings

				VALUE	UNIT
	,	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
'	(ESD)	Liectrostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	'

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CM}	Common-mode input range	- 0.2		40	V
V _{IN+} , V _{IN -}	Input pin voltage range	- 0.2		40	V
Vs	Operating supply voltage	1.7		5.5	V
V_{REF}	Reference pin voltage range	0		Vs	V
T _A	Operating free-air temperature	- 40		125	°C

6.4 Thermal Information

		INA191	INA2191	
	THERMAL METRIC(1)	YFD (DSBGA)	YBJ (DSBGA)	UNIT
		6 PINS	12 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	141.4	94.1	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	1.1	0.6	°C/W
R ₀ JB	Junction-to-board thermal resistance	45.7	23.8	°C/W
Ψ JT	Junction-to-top characterization parameter	0.4	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	45.3	23.8	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

at T_A = 25°C, V_{SENSE} = V_{IN+} - V_{IN-} , V_S = 1.8 V to 5.0 V, V_{IN+} = 12 V, V_{REF} = V_S / 2 (INA2191), and V_{ENABLE} = V_S (unless otherwise noted)

	PARAMETER	CONDITIONS	3	MIN TYP	P MAX	UNIT
INPUT						
CMRR	Common-mode rejection ratio, RTI ⁽¹⁾	$V_{IN+} = -0.1 \text{ V to } 40 \text{ V}, T_A = -40^{\circ}\text{C to}$	+125°C	132 150)	dB
Vos	Offset voltage, RTI ⁽¹⁾	V _S = 1.8 V		- 2.5	5 ±12	μV
dV _{OS} /dT	Offset drift, RTI	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		10	130	nV/°C
PSRR	Power-supply rejection ratio, RTI	V _S = 1.7 V to 5.5 V		- •	1 ±5	μV/V
I _{IB}	Input bias current	V _{SENSE} = 0 mV		0.	1 3	nA
I _{IO}	Input offset current	V _{SENSE} = 0 mV		±0.07	7	nA
OUTPUT	•					
		A1 devices		25	5	
		A2 devices		50)	
G	Gain	A3 devices		100)	V/V
		A4 devices		200)	
		A5 devices		500)	
			A1 devices, INA191	- 0.17%	6 ±0.35%	
E _G	Gain error	$V_{OUT} = 0.1 \text{ V to } V_S - 0.1 \text{ V}$	A1 devices, INA2191	+0.05%	6 ±0.25%	
	Cam sinsi	V001 5.11 V to Vg 5.11 V	A2, A3, A4, A5 devices	- 0.04%	6 ±0.25%	
	Gain error drift	T _A = -40°C to +125°C		2	2 7	ppm/°C
	Nonlinearity error	V _{OUT} = 0.1 V to V _S - 0.1 V		±0.01%	, 0	
RVRR	Reference voltage		A1 devices	±ź	2 ±12	
		INA2191 only, $V_{REF} = 100 \text{ mV to V}_{S} - 100 \text{ mV},$	A2 devices	±'	1 ±6	μV/V
KVKK	rejection ratio	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	A3 devices	±0.5	5 ±4	μν/ν
			A4, A5 devices	±0.25	5 ±3	
	Maximum capacitive load	No sustained oscillation		1	nF	
VOLTAGI	E OUTPUT	I.				
V_{SP}	Swing to V _S power- supply rail	$V_S = 1.8 \text{ V}, R_L = 10 \text{ k}\Omega \text{ to GND}, T_A = \frac{1}{2}$	- 40°C to +125°C	(V _S) - 23	3 (V _S) - 40	mV
V _{SN}	Swing to GND	V_S = 1.8 V, R_L = 10 k Ω to GND, T_A = V_{SENSE} = $-$ 10 mV, V_{REF} = 0 V (INA21		(V _{GND}) + 0.05	5 (V _{GND}) + 1	mV
		$V_S = 1.8 \text{ V}, R_L = 10 \text{ k}\Omega \text{ to GND},$	A1, A2, A3 devices	(V _{GND}) +	1 (V _{GND}) + 3	mV
V_{ZL}	Zero current output voltage	$T_A = -40$ °C to +125°C, $V_{SENSE} = 0$ mV,	A4 devices	(V _{GND}) + 2	2 (V _{GND}) + 4	mV
	romago	for INA2191 V _{REF} = 0 V	A5 devices	(V _{GND}) + 3	3 (V _{GND}) + 7	mV
FREQUE	NCY RESPONSE					
			A1 devices	45	5	
BW			A2 devices	37	7	
	Bandwidth	C _{LOAD} = 10 pF	A3 devices	35	5	kHz
			A4 devices	33	3	
			A5 devices	27	7	
SR	Slew rate	V _S = 5.0 V, V _{OUT} = 0.5 V to 4.5 V		0.0	3	V/µs
ts	Settling time	From current step to within 1% of final	value	30)	μs

www.ti.com.cn

at T_A = 25°C, V_{SENSE} = V_{IN+} - V_{IN-} , V_S = 1.8 V to 5.0 V, V_{IN+} = 12 V, V_{REF} = V_S / 2 (INA2191), and V_{ENABLE} = V_S (unless otherwise noted)


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
NOISE,	RTI ⁽¹⁾		1			
	Voltage noise density			75		nV/ √ Hz
ENABLE	<u> </u>					
I _{EN}	Leakage input current	$0 \text{ V} \leqslant V_{\text{ENABLE}} \leqslant V_{\text{S}}$		1	100	nA
V _{IH}	High-level input voltage	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	1.35		5.5	V
V _{IL}	Low-level input voltage	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	0		0.4	V
V _{HYS}	Hysteresis			100		mV
	Output leakage disabled	V _S = 1.8 V, V _{OUT} = 0 V to 1.8 V, V _{ENABLE} = 0 V		1	5	μA
I _{ODIS}	Output leakage disabled (INA2191)	V _S = 5 V, V _{OUT} = 0 V to 5.0 V, V _{ENABLE} = 0 V		1	5	μA
POWER	SUPPLY		-			
	Quiescent current	V _S = 1.8 V, V _{SENSE} = 0 mV		43	65	μA
	(INA191)	V _S = 1.8 V, V _{SENSE} = 0 mV, T _A = -40°C to +125°C			85	μA
IQ	Quiescent current	V _S = 1.8 V, V _{SENSE} = 0 mV (Dual Channel)		96	130	μA
	(INA2191)	V _S = 1.8 V, V _{SENSE} = 0 mV, T _A = -40°C to +125°C			180	μA
I _{QDIS}	Quiescent current disabled (INA191)	V _{ENABLE} < 0.4 V, V _{SENSE} = 0 mV (Single Channel)		10	100	nA
I _{QDIS}	Quiescent current disabled (INA2191)	V _{ENABLE1} < 0.4 V, V _{ENABLE2} = < 0.4 V, V _{SENSE} = 0 mV		20	200	nA


(1) RTI = referred-to-input.



6.6 Typical Characteristics

at T_A = 25 °C, V_S = 1.8 V, V_{IN+} = 12 V, V_{ENABLE} = V_S , V_{REF} = GND and all gain options (unless otherwise noted)










图 6-8. Gain Error vs. Temperature




图 6-9. Gain vs. Frequency




图 6-10. Power-Supply Rejection Ratio vs. Frequency




图 6-11. Common-Mode Rejection Ratio vs. Frequency






图 6-12. Output Voltage Swing vs. Output Current





















图 6-31. Brownout Recovery

图 6-32. Enable and Disable Response







图 6-33. IB+ and IB - vs. Differential Input Voltage (INA191)

图 6-34. IB+ and IB - vs. Differential Input Voltage (INA191)







图 6-35. IB+ and IB - vs. Differential Input Voltage (INA2191)

图 6-36. IB+ and IB - vs. Differential Input Voltage (INA2191)







7 Detailed Description

7.1 Overview

The INAx191 is a low bias current, 40-V common-mode, current-sensing amplifier with an enable pin. When disabled, the output goes to a high-impedance state, and the supply current draw is reduced to less than 0.1 μ A per channel. The INAx191 is intended for use in either low-side and high-side current-sensing configurations where high accuracy and low current consumption are required. The INAx191 is a specially designed current-sensing amplifier, that accurately measure voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage. Current can be measured on input voltage rails as high as 40 V, with a supply voltage (V_S) as low as 1.7 V.

7.2 Functional Block Diagram




图 7-1. INA191 Diagram




图 7-2. INA2191 Diagram

7.3 Feature Description

7.3.1 Precision Current Measurement

The INAx191 provides accurate current measurements over a wide dynamic range. The high accuracy of the device is attributable to the low gain error and offset specifications. The offset voltage of the INAx191 is less than 12 μ V. In this case, the low offset improves the accuracy at light loads when V_{IN+} approaches V_{IN-} .

Another advantage of low offset is the ability to use a lower-value shunt resistor that reduces the power loss in the current-sense circuit, and improves the power efficiency of the end application.

The maximum gain error of the INAx191 is specified to be within 0.25% for most gain options. As the sensed voltage becomes much larger than the offset voltage, the gain error becomes the dominant source of error in the current-sense measurement. When the device monitors currents near the full-scale output range, the total measurement error approaches the value of the gain error.

7.3.2 Low Input Bias Current

The INAx191 is different from many current-sense amplifiers because this device offers very low input bias current. The low input bias current of the INAx191 has three primary benefits.

The first benefit is the reduction of the current consumed by the device in both the enabled and disabled states. Classical current-sense amplifier topologies typically consume tens of microamps of current at the inputs. For these amplifiers, the input current is the result of the resistor network that sets the gain and additional current to bias the input amplifier. To reduce the bias current to near zero, the INAx191 uses a capacitively coupled amplifier on the input stage, followed by a difference amplifier on the output stage.

The second benefit of low bias current is the ability to use input filters to reject high-frequency noise before the signal is amplified. In a traditional current-sense amplifier, the addition of input filters comes at the cost of reduced accuracy. However, as a result of the low bias currents, input filters have little effect on the measurement accuracy of the INAx191.

The third benefit of low bias current is the ability to use a larger current-sense resistor. This ability allows the device to accurately monitor currents as low as 1 µA.

7.3.3 Low Quiescent Current With Output Enable

The device features low quiescent current (I_O), while still providing sufficient small-signal bandwidth to be usable in most applications. The quiescent current of the INA191 is only 43 µA (typical), while providing a small-signal bandwidth of 35 kHz in a gain of 100. The low IQ and good bandwidth allow the device to be used in many portable electronic systems without excessive drain on the battery. Because many applications only need to periodically monitor current, the INAx191 features an enable pin for each output that turns off the device until needed. When in the disabled state, the INAx191 typically draws 10 nA of total supply current per channel.

7.3.4 Bidirectional Current Monitoring (INA2191 Only)

The INA2191 can sense current flow through a sense resistor in both directions. The bidirectional currentsensing capability is achieved by applying a voltage at the REF pin to offset the desired output voltage. A positive differential voltage sensed at the inputs results in an output voltage that is greater than the applied reference voltage. Likewise, a negative differential voltage at the inputs results in output voltage that is less than the applied reference voltage. The output voltage of the current-sense amplifier is shown in 方程式 1. Equation variables such as V_{OUT} are valid for either V_{OUT1} or V_{OUT2} depending on which channel used.

$$V_{OUT} = (I_{LOAD} \times R_{SENSE} \times GAIN) + V_{REF}$$
(1)

where

- I_{I OAD} is the load current to be monitored.
- R_{SENSE} is the current-sense resistor.
- GAIN is the gain option of the selected device.
- V_{RFF} is the voltage applied to the REF pin.



7.3.5 High-Side and Low-Side Current Sensing

The INAx191 supports input common-mode voltages from -0.2 V to +40 V. Because of the internal topology, the common-mode range is not restricted by the power-supply voltage (V_S). The ability to operate with common-mode voltages greater or less than V_S allows the INAx191 to be used in high-side and low-side current-sensing applications, as shown in $\boxed{8}$ 7-3.




图 7-3. High-Side and Low-Side Sensing Connections

7.3.6 High Common-Mode Rejection

The INAx191 uses a capacitively coupled amplifier on the front end. Therefore, dc common-mode voltages are blocked from downstream circuits, resulting in very high common-mode rejection. The common-mode rejection of the INAx191 is 150 dB (typical). The ability to reject changes in the DC common-mode voltage allows the INAx191 to monitor both high- and low-voltage rail currents with very little change in the offset voltage.

7.3.7 Rail-to-Rail Output Swing

The INAx191 supports linear current-sensing operation with the output close to the supply rail and ground. The maximum specified output swing to the positive rail is $V_S - 40$ mV, and the maximum specified output swing to GND is only GND + 1 mV with -10 mV of differential overdrive. For cases where the sense current is zero, the swing to ground is determined by the zero current output specification. The value of the zero current output voltage can differ from the specified value depending on the common-mode voltage, supply voltage, and output load. The close-to-rail output swing maximizes the usable output range, particularly when operating the device from a 1.8-V supply.

7.4 Device Functional Modes

7.4.1 Normal Operation

The INAx191 is in normal operation when the following conditions are met:

- The power-supply voltage (V_S) is between 1.7 V and 5.5 V.
- The common-mode voltage (V_{CM}) is within the specified range of -0.2 V to +40 V.
- The maximum differential input signal times the gain plus V_{REF} is less than the positive output voltage swing V_{SP}. V_{REF} = 0 V for INA191.
- The ENABLE pin is driven or connected to V_S.
- The minimum differential input signal times the gain plus V_{REF} is greater than the swing to GND, V_{ZL} (see \ddagger 7.3.7). $V_{REF} = 0$ V for INA191.

During normal operation, this device produces an output voltage that is the *amplified* representation of the difference voltage from IN+ to IN- plus the voltage applied to the REF pin. For devices without a REF pin the REF voltage is 0 V.

7.4.2 Unidirectional Mode

The INA191 always monitors current flow in a single direction, however, the INA2191 can be configured to monitor current flowing in one direction (unidirectional) or in both directions (bidirectional) depending on how the REF pin is connected. The most common case is unidirectional where the output is set to ground when no current is flowing by connecting the REF pin to ground, as shown in ₹ 7-4. When the current flows from the bus supply to the load, the input voltage from IN+ to IN − increases and causes the output voltage at the OUT pin to increase. Pin names such as OUT apply to either OUT1 or OUT2 in the diagrams below depending on which channel is used.




图 7-4. Typical Unidirectional Application

The linear range of the output stage is limited by how close the output voltage can approach ground under zero input conditions. The zero current output voltage of the INA2191 is very small and for most unidirectional applications the REF pin is simply grounded. However, if the measured current multiplied by the current sense resistor and device gain is less than the zero current output voltage then bias the REF pin to a convenient value above the zero current output voltage to get the output into the linear range of the device. To limit reference rejection errors, buffer the reference voltage connected to the REF pin.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com.cn

A less-frequently used output biasing method is to connect the REF pin to the power-supply voltage, V_S. This method results in the output voltage saturating at 40 mV less than the supply voltage when no differential input voltage is present. This method is similar to the output saturated low condition with no differential input voltage when the REF pin is connected to ground. The output voltage in this configuration only responds to currents that develop negative differential input voltage relative to the device IN - pin. Under these conditions, when the negative differential input signal increases, the output voltage moves downward from the saturated supply voltage. The voltage applied to the REF pin must not exceed V_S.

Another use for the REF pin in unidirectional operation is to level shift the output voltage. 🛭 7-5 shows an application where the device ground is set to a negative voltage so currents biased to negative supplies, as seen in optical networking cards, can be measured. The GND of the INA2191 can be set to negative voltages, as long as the inputs do not violate the common-mode range specification and the voltage difference between VS and GND does not exceed 5.5 V. In this example, the output of the INA2191 is fed into a positive-biased ADC. By grounding the REF pin, the voltages at the output will be positive and not damage the ADC. To make sure the output voltage never goes negative, the supply sequencing must be the positive supply first, followed by the negative supply.




图 7-5. Using the REF Pin to Level-Shift Output Voltage

7.4.3 Bidirectional Mode (INA2191 Only)

The INA2191 is a dual channel bidirectional current-sense amplifier capable of measuring currents through a resistive shunt in two directions. This bidirectional monitoring is common in applications that include charging and discharging operations where the current flowing through the resistor can change directions.




图 7-6. Bidirectional Application

The ability to measure this current flowing in both directions is achieved by applying a voltage to the REF pin, as shown in $\[mathbb{R}\]$ 7-6. The voltage applied to REF (V_{REF}) sets the output state that corresponds to the zero-input level state. The output then responds by increasing above V_{REF} for positive differential signals (relative to the IN – pin) and responds by decreasing below V_{REF} for negative differential signals. This reference voltage applied to the REF pin can be set anywhere between 0 V to V_{S} . For bidirectional applications, V_{REF} is typically set at $V_{S}/2$ for equal signal range in both current directions. In some cases, V_{REF} is set at a voltage other than $V_{S}/2$, like when the bidirectional current and corresponding output signal do not need to be symmetrical.

7.4.4 Input Differential Overload

If the differential input voltage (V_{IN+} – V_{IN-}) times gain (plus V_{REF} for INA2191) exceeds the voltage swing specification, the INAx191 drives the output as close as possible to the positive supply or ground, and does not provide accurate measurement of the differential input voltage. If this input overload occurs during normal circuit operation, then reduce the value of the shunt resistor or use a lower-gain version with the chosen sense resistor to avoid this mode of operation. If a differential overload occurs in a fault event, then the output of the INAx191 returns to the expected value approximately 40 μ s after the fault condition is removed. When the differential voltage exceeds approximately 300 mV, the differential input impedance reduces to 3.3 k Ω , and results in a rapid increase in bias currents as the differential voltage increases. A 3.3-k Ω resistance exists between IN+ and IN – during a differential overload condition; therefore, currents flowing into the IN+ pin flow out of the IN – pin. An increase in bias currents during a input differential overload occurs even with the device is powered down. Input differential overloads less than the absolute maximum voltage rating do not damage the device or result in an output inversion.

7.4.5 Shutdown

The INAx191 features an active-high ENABLE pin(s) that shuts down the device when pulled to ground. When the device is shut down, the quiescent current is reduced to 10 nA per channel (typical), the input bias currents are further reduced, and the disabled output goes to a high-impedance state. When disabled, the low quiescent and input currents extend the battery lifetime when the current measurement is not needed. When the ENABLE pin is driven above the enable threshold voltage, the device turns back on. When enabled, the typical output settling time is $130 \, \mu s$.

Copyright © 2023 Texas Instruments Incorporated




图 7-7. Multiplexing Multiple Devices With the ENABLE Pin

8 Application and Implementation

备注


以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The INAx191 amplifies the voltage developed across a current-sensing resistor as current flows through the resistor to the load or ground.

8.1.1 Basic Connections

8-1 shows the basic connections of the INAx191. Connect the input pins (IN+ and IN −) as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistor. The ENABLE pin must be controlled externally or connected to VS if not used.



(1) REF pin only available on INA2191

图 8-1. Basic Connections for the INAx191

A power-supply bypass capacitor of at least $0.1~\mu F$ is required for proper operation. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.1.2 R_{SENSE} and Device Gain Selection

The accuracy of any current-sense amplifier is maximized by choosing the current-sense resistor to be as large as possible. A large sense resistor maximizes the differential input signal for a given amount of current flow and reduces the error contribution of the offset voltage. However, there are practical limits as to how large the current-sense resistor can be in a given application because of the resistor size and maximum allowable power dissipation. 方程式 2 gives the maximum value for the current-sense resistor for a given power dissipation budget:

$$R_{SENSE} < \frac{PD_{MAX}}{I_{MAX}^2} \tag{2}$$

where:

- PD_{MAX} is the maximum allowable power dissipation in R_{SENSE}.
- I_{MAX} is the maximum current that flows through R_{SENSE}.

An additional limitation on the size of the current-sense resistor and device gain is due to the power-supply voltage, V_S , and device swing-to-rail limitations. In order to make sure that the current-sense signal is properly passed to the output, both positive and negative output swing limitations must be examined. provides the maximum values of R_{SENSE} and GAIN to keep the device from hitting the positive swing limitation.

$$I_{MAX} \times R_{SENSE} \times GAIN < V_{SP} - V_{REF}$$
(3)

where:

- I_{MAX} is the maximum current that flows through R_{SENSE}.
- · GAIN is the gain of the current-sense amplifier.
- V_{SP} is the positive output swing as specified in the data sheet.
- V_{REF} is the reference input. This is node is internally grounded for the INA191 and a value of 0 V should be used for that device.

To avoid positive output swing limitations when selecting the value of R_{SENSE}, there is always a trade-off between the value of the sense resistor and the gain of the device under consideration. If the sense resistor selected for the maximum power dissipation is too large, then it is possible to select a lower-gain device in order to avoid positive swing limitations.

The zero current output voltage places a limit on how small of a sense resistor can be used in a given application. 方程式 4 provides the limit on the minimum size of the sense resistor.

$$I_{MIN} \times R_{SENSE} \times GAIN > V_{ZL} - V_{REF}$$
 (4)

where:

- I_{MIN} is the minimum current flows through R_{SENSE}.
- · GAIN is the gain of the current-sense amplifier.
- V_{ZL} is the zero current output voltage of the device (see the #7.3.7 section for more information).
- V_{REF} is the reference input. This node is internally grounded for the INA191 and a value of 0 V should be used for that device.

8.1.3 Signal Conditioning

When performing accurate current measurements in noisy environments, the current-sensing signal is often filtered. The INAx191 features low input bias currents. Therefore, it is possible to add a differential mode filter to the input without sacrificing the current-sense accuracy. Filtering at the input is advantageous because this action attenuates differential noise before the signal is amplified. 🖺 8-2 provides an example of how to use a filter on the input pins of the device.




图 8-2. Filter at the Input Pins

The differential input impedance (R_{DIFF}) shown in \boxtimes 8-2 limits the maximum value for R_F . The value of R_{DIFF} is a function of the device temperature and gain option, as shown in \boxtimes 8-3.




图 8-3. Differential Input Impedance vs. Temperature

As the voltage drop across the sense resistor (V_{SENSE}) increases, the amount of voltage dropped across the input filter resistors (R_F) also increases. The increased voltage drop results in additional gain error. The error caused by these resistors is calculated by the resistor divider equation shown in 52 5.

Error(%) =
$$\left(1 - \frac{R_{DIFF}}{R_{SENSE} + R_{DIFF} + (2 \times R_F)}\right) \times 100$$
(5)

where:

- R_{SENSE} is the current sense resistor, as defined in 方程式 2.
- R_{DIFF} is the differential input impedance.
- R_F is the added value of the series filter resistance.

The input stage of the INAx191 uses a capacitive feedback amplifier topology in order to achieve high DC precision. As a result, periodic high-frequency shunt voltage (or current) transients of significant amplitude (10 mV or greater) and duration (hundreds of nanoseconds or greater) may be amplified by the INAx191, even though the transients are greater than the device bandwidth. Use a differential input filter in these applications to minimize disturbances at the INAx191 output.

The high input impedance and low bias current of the INAx191 provides flexibility in the input filter design without impacting the accuracy of current measurement. For example, set $R_F = 100~\Omega$ and $C_F = 22~nF$ to achieve a low-pass filter corner frequency of 36.2 kHz. These filter values significantly attenuate most unwanted high-frequency signals at the input without severely impacting the current-sensing bandwidth or precision. If a lower corner frequency is desired, increase the value of C_F .

Filtering at the input reduces differential noise across the sense resistor. If high-frequency, common-mode noise is a concern, add an RC filter from the OUT pin to ground. The RC filter helps filter out both differential and common mode noise, as well as internally generated noise from the device. The value for the resistance of the RC filter is limited by the impedance of the output load. Any current drawn by the load manifests as an external voltage drop from the INAx191 OUT pin to the load input. To select the optimal values for the output filter when driving SAR ADCs or other dynamic loads, use 6-41 and see the Closed-Loop Analysis of Load-Induced Amplifier Stability Issues Using ZOUT Application Report

8.1.4 Common-Mode Voltage Transients

With a small amount of additional circuitry, the INAx191 can be used in circuits subject to transients that exceed the absolute maximum voltage ratings. The most simple way to protect the inputs from negative transients is to add resistors in series to the IN – and IN+ pins. Use resistors that are 1 k Ω or less, and limit the current in the ESD structures to less than 5 mA. For example, using 1-k Ω resistors in series with the INAx191 allows voltages as low as – 5 V, while limiting the ESD current to less than 5 mA. If protection from high-voltage or morenegative, common-voltage transients is needed, use the circuits shown in 8 8-4 and 8 8-5. When implementing these circuits, use only Zener diodes or Zener-type transient absorbers (sometimes referred to as *transzorbs*); any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the Zener diode, as shown in 8 8-4. Keep these resistors as small as possible; most often, use around 100 Ω . Larger values can be used with an effect on gain that is discussed in \dagger 8.1.3. This circuit limits only short-term transients; therefore, many applications are satisfied with a 100- Ω resistor along with conventional Zener diodes of the lowest acceptable power rating. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.




图 8-4. Transient Protection Using Dual Zener Diodes

In the event that low-power Zener diodes do not have sufficient transient absorption capability, a higher-power transzorb must be used. The most package-efficient solution involves using a single transzorb and back-to-back diodes between the device inputs, as shown in 8-5. The most space-efficient solutions are dual, series-connected diodes in a single SOT-523 or SOD-523 package. In either of the examples shown in 8-4 and 8-5, the total board area required by the INA191 with all protective components is less than that of an SO-8 package, and only slightly greater than that of an VSSOP-8 package.




图 8-5. Transient Protection Using a Single Transzorb and Input Clamps

For more information, see Current Shunt Monitor With Transient Robustness Reference Design.

8.2 Typical Application

8.2.1 Microamp Current Measurement

The low input bias current of the INAx191 provides accurate monitoring of small-value currents. To accurately monitor currents in the microamp range, increase the value of the sense resistor to increase the sense voltage so that the error introduced by the offset voltage is small. The circuit configuration to monitor low-value currents is shown in \boxtimes 8-6. As a result of the differential input impedance of the INAx191, limit the value of R_{SENSE} to 1 k Ω or less for best accuracy.




图 8-6. Measuring Microamp Currents

8.2.1.1 Design Requirements

The design requirements for the circuit shown in 图 8-6, are listed in 表 8-1

 DESIGN PARAMETER
 EXAMPLE VALUE

 Power-supply voltage (V_S)
 5 V

 Bus supply rail (V_{CM})
 12 V

 Minimum sense current (I_{MIN})
 1 μ A

 Maximum sense current (I_{MAX})
 150 μ A

 Device gain (GAIN)
 25 V/V

 Unidirectional Application
 $V_{REF} = 0 V$

表 8-1. Design Parameters

8.2.1.2 Detailed Design Procedure

$$R_{SENSE} < \frac{V_{SP}}{I_{MAX} \times GAIN} \tag{6}$$

However, because this value exceeds the maximum recommended value for R_{SENSE} , a resistance value of 1 k Ω must be used. When operating at the minimum current value, I_{MIN} the output voltage must be greater than the swing to GND (V_{SN}), specification. For this example, the output voltage at the minimum current (V_{OUTMIN}) calculated in 7 is 25 mV, which is greater than the value for V_{SN} .

$$V_{OUTMIN} = I_{MIN} \times R_{SENSE} \times GAIN$$
 (7)

8.2.1.3 Application Curve

8-7 shows the output of the device when disabled and enabled while measuring a 40-μA load current. When disabled, the current draw from the device supply and inputs is less than 106 nA.




图 8-7. Output Disable and Enable Response

9 Power Supply Recommendations

The input circuitry of the INAx191 accurately measures beyond the power-supply voltage, V_S . For example, V_S can be 5 V, whereas the bus supply voltage at IN+ and IN – can be as high as 40 V. However, the output voltage range of the OUT pin is limited by the voltage on the VS pin. The INAx191 also withstands the full differential input signal range up to 40 V at the IN+ and IN – input pins, regardless of whether or not the device has power applied at the VS pin. There is no sequencing requirement for V_S and V_{IN+} or V_{IN-} .



10 Layout

10.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
 makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing
 of the current-sensing resistor commonly results in additional resistance present between the input pins.
 Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can
 cause significant measurement errors.
- Place the power-supply bypass capacitor as close as possible to the device power supply and ground pins.
 The recommended value of this bypass capacitor is 0.1 µF. To compensate for noisy or high-impedance power supplies, add more decoupling capacitance.
- When routing the connections from the current-sense resistor to the device, keep the trace lengths as short as possible. Place input filter capacitor C_F as close as possible to the input pins of the device.

10.2 Layout Examples




图 10-1. Recommended Layout DSBGA (YFD) Package






图 10-2. Recommended Layout Dual Channel DSBGA (YBJ) Package



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, INA191EVM user's guide

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

TI术语表本本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.






PACKAGE OUTLINE

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

YFD0006-C02

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






EXAMPLE STENCIL DESIGN

YFD0006-C02

DSBGA - 0.4 mm max height



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








PACKAGE OUTLINE

YBJ0012-C01

DSBGA - 0.35 mm max height DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

YBJ0012-C01

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






EXAMPLE STENCIL DESIGN

YBJ0012-C01

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com

24-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
INA191A1IYFDR	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E3
INA191A1IYFDR.A	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E3
INA191A2IYFDR	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E2
INA191A2IYFDR.A	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E2
INA191A3IYFDR	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E4
INA191A3IYFDR.A	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E4
INA191A4IYFDR	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E5
INA191A4IYFDR.A	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E5
INA191A5IYFDR	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E6
INA191A5IYFDR.A	Active	Production	DSBGA (YFD) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1E6
INA2191A1IYBJR	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29J1
INA2191A1IYBJR.A	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29J1
INA2191A2IYBJR	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29K1
INA2191A2IYBJR.A	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29K1
INA2191A3IYBJR	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29L1
INA2191A3IYBJR.A	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29L1
INA2191A4IYBJR	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29M1
INA2191A4IYBJR.A	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29M1
INA2191A4IYBJR.B	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	-	SAC396	Level-1-260C-UNLIM	-40 to 125	29M1
INA2191A5IYBJR	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29N1
INA2191A5IYBJR.A	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 125	29N1
INA2191A5IYBJR.B	Active	Production	DSBGA (YBJ) 12	3000 LARGE T&R	-	SAC396	Level-1-260C-UNLIM	-40 to 125	29N1

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-May-2025


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA191A1IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA191A2IYFDR	DSBGA	YFD	6	3000	178.0	8.4	0.84	1.27	0.46	4.0	8.0	Q2
INA191A2IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA191A3IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA191A3IYFDR	DSBGA	YFD	6	3000	178.0	8.4	0.84	1.27	0.46	4.0	8.0	Q2
INA191A4IYFDR	DSBGA	YFD	6	3000	178.0	8.4	0.84	1.27	0.46	4.0	8.0	Q2
INA191A4IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA191A5IYFDR	DSBGA	YFD	6	3000	180.0	8.4	0.84	1.25	0.5	4.0	8.0	Q2
INA191A5IYFDR	DSBGA	YFD	6	3000	178.0	8.4	0.84	1.27	0.46	4.0	8.0	Q2
INA2191A1IYBJR	DSBGA	YBJ	12	3000	180.0	8.4	1.3	1.66	0.47	4.0	8.0	Q1
INA2191A2IYBJR	DSBGA	YBJ	12	3000	180.0	8.4	1.3	1.66	0.47	4.0	8.0	Q1
INA2191A3IYBJR	DSBGA	YBJ	12	3000	180.0	8.4	1.3	1.66	0.47	4.0	8.0	Q1
INA2191A4IYBJR	DSBGA	YBJ	12	3000	180.0	8.4	1.3	1.66	0.47	4.0	8.0	Q1
INA2191A5IYBJR	DSBGA	YBJ	12	3000	180.0	8.4	1.3	1.66	0.47	4.0	8.0	Q1



www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA191A1IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA191A2IYFDR	DSBGA	YFD	6	3000	220.0	220.0	35.0
INA191A2IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA191A3IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA191A3IYFDR	DSBGA	YFD	6	3000	220.0	220.0	35.0
INA191A4IYFDR	DSBGA	YFD	6	3000	220.0	220.0	35.0
INA191A4IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA191A5IYFDR	DSBGA	YFD	6	3000	182.0	182.0	20.0
INA191A5IYFDR	DSBGA	YFD	6	3000	220.0	220.0	35.0
INA2191A1IYBJR	DSBGA	YBJ	12	3000	182.0	182.0	20.0
INA2191A2IYBJR	DSBGA	YBJ	12	3000	182.0	182.0	20.0
INA2191A3IYBJR	DSBGA	YBJ	12	3000	182.0	182.0	20.0
INA2191A4IYBJR	DSBGA	YBJ	12	3000	182.0	182.0	20.0
INA2191A5IYBJR	DSBGA	YBJ	12	3000	182.0	182.0	20.0

重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司