

## INA1x8-Q1 汽车级高侧电流输出分流监测计

### 1 特性

- 符合汽车类应用的要求
- 具有符合 AEC-Q100 标准的下列特性：
  - 器件温度 1 级：-40°C 至 125°C 的环境工作温度范围
  - 器件 HBM ESD 分类等级 2
  - 器件 CDM ESD 分类等级 C6
- 完备的单极高侧电流测量电路
- 宽电源电压和共模电压范围：
  - INA138-Q1：2.7V 至 36V
  - INA168-Q1：2.7V 至 60V
- 独立电源和输入共模电压
- 单电阻增益设定
- 低静态电流：25μA（典型值）
- 宽温度范围：-40°C 至 +125°C
- 封装：薄型小外形尺寸 (TSSOP)-8、小外形尺寸晶体管 (SOT) 23-5 (INA168-Q1)

### 2 应用

- 电动助力转向 (EPS) 系统
- 车身控制模块
- 刹车系统
- 电子稳定性控制 (ESC) 系统

### 3 说明

INA138-Q1 和 INA168-Q1 (INA1x8-Q1) 器件是高侧单向电流感应放大器。凭借宽输入共模电压范围、低静态电流以及 TSSOP 和 SOT-23 封装，此类器件广泛用于各种应用。

输入共模电压与电源电压互不影响，INA138-Q1 与 INA168-Q1 的电压范围分别为 2.7V 至 36V 以及 2.7V 至 60V。静态电流仅为 25μA，允许在误差最低的情况下将电源与电流测量分流器的任意一侧相连。

该器件可将一个差分输入电压转换为电流输出。此电流使用外部负载电阻转换回电压，该电阻可设置的增益范围为 1 至 100 以上。尽管该电路专为分流测量而设计，但同时也非常适用于创造性应用中的测量和电平转换。


两类器件均采用 TSSOP-8 封装。INA168-Q1 还可采用 SOT-23-5 封装。两类器件的额定工作温度范围均为 -40°C 至 +125°C。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
INA138-Q1	TSSOP (8)	4.40mm x 3.00mm
INA168-Q1		
INA168-Q1	SOT-23 (5)	2.90mm x 1.60mm

(1) 要了解所有可用封装，请参见数据表末尾的封装选项附录。

#### 典型应用电路



## 目录

<b>1</b>	<b>特性</b> .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>10</b>
<b>2</b>	<b>应用</b> .....	<b>1</b>	8.1	Application Information.....	10
<b>3</b>	<b>说明</b> .....	<b>1</b>	8.2	Typical Applications .....	12
<b>4</b>	<b>修订历史记录</b> .....	<b>2</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>19</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>4</b>	<b>10</b>	<b>Layout</b> .....	<b>19</b>
<b>6</b>	<b>Specifications</b> .....	<b>5</b>	10.1	Layout Guidelines .....	19
6.1	Absolute Maximum Ratings .....	5	10.2	Layout Example .....	19
6.2	ESD Ratings.....	5	<b>11</b>	<b>器件和文档支持</b> .....	<b>20</b>
6.3	Recommended Operating Conditions.....	5	11.1	文档支持 .....	20
6.4	Thermal Information .....	6	11.2	相关链接 .....	20
6.5	Electrical Characteristics.....	6	11.3	接收文档更新通知 .....	20
6.6	Typical Characteristics .....	7	11.4	社区资源 .....	20
<b>7</b>	<b>Detailed Description</b> .....	<b>9</b>	11.5	商标 .....	20
7.1	Overview .....	9	11.6	静电放电警告 .....	20
7.2	Functional Block Diagram .....	9	11.7	术语表 .....	20
7.3	Feature Description.....	10	<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>20</b>
7.4	Device Functional Modes.....	10			

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision I (January 2018) to Revision J</b>	<b>Page</b>
• Added "V <sub>SENSE</sub> =" to differential analog input voltage label in <i>Absolute Maximum Ratings</i> table .....	5
• Changed maximum differential analog input voltage from 2 V to 40 V in <i>Absolute Maximum Ratings</i> table .....	5
• Added new note 2 to <i>Absolute Maximum Ratings</i> table .....	5
• Added output current row with upper limit of 400 $\mu$ A to <i>Absolute Maximum Ratings</i> table .....	5

<b>Changes from Revision H (May 2016) to Revision I</b>	<b>Page</b>
• Changed <i>Thermal Information</i> data for INA168-Q1 DBV device .....	6

<b>Changes from Revision G (January 2014) to Revision H</b>	<b>Page</b>
• 已更改应用要点.....	1
• 已添加器件信息, ESD 额定值, 建议运行条件, 热性能信息表, 特性描述, 应用和实施, 电源相关建议, 布局, 器件和文档支持以及机械、封装和可订购信息部分 .....	1
• 已添加新的汽车合规 特性 要点并删除了原有要点 .....	1
• 为所有图片添加了引脚名称并删除了所有引脚编号 .....	1
• Deleted Ordering Information table; information available in the Package Option Addendum at the end of this data sheet .....	4
• Added missing minus sign to V <sub>IN-</sub> pin in pin configuration figures .....	4
• Deleted thermal resistance from <i>Absolute Maximum Ratings</i> table; see new <i>Thermal Information</i> table .....	5
• Changed R <sub>0JA</sub> value for both packages .....	6
• Changed V <sub>S</sub> to V+ throughout data sheet for consistency .....	6
• Changed R <sub>OUT</sub> in <i>Electrical Characteristics</i> table to R <sub>L</sub> for consistency .....	6
• Changed V <sub>IN</sub> to V <sub>SENSE</sub> in Figure 4 .....	7
• Deleted V <sub>S</sub> symbol from text regarding voltage drop in <i>Operation</i> section .....	10
• Changed 10 $\mu$ A to 100 $\mu$ A in <i>Operation</i> section (typo) .....	10
• Changed Figure 9; removed incorrect pin numbers, and moved embedded table to outside of figure .....	11

---

• Changed Figure 10.....	12
• Changed Figure 15.....	16

---

**Changes from Revision F (November 2013) to Revision G** **Page**

---

• 已将通篇文档中多处出现的部件编号 IN168-Q1 更改为 INA168-Q1.....	1
--	---

---


**Changes from Revision E (September 2012) to Revision F** **Page**

---

• Corrected Y-axis label of QUIESCENT CURRENT versus POWER-SUPPLY VOLTAGE graph.....	7
--	---

---

## 5 Pin Configuration and Functions



### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	INA138-Q1, INA168-Q1	INA168-Q1		
	TSSOP-8	SOT-23-5		
GND	4	2	—	Ground
NC	3, 5, 7	—	—	No internal connection
OUT	6	1	O	Output current
V+	8	5	I	Power-supply voltage
V <sub>IN-</sub>	1	4	I	Negative input voltage
V <sub>IN+</sub>	2	3	I	Positive input voltage

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
Voltage	Supply, V+	INA138-Q1	-0.3	60	V	
		INA168-Q1	-0.3	75		
	Analog inputs, V <sub>IN+</sub> , V <sub>IN-</sub>	Common-mode	INA138-Q1	-0.3		60
			INA168-Q1	-0.3		75
		Differential, V <sub>SENSE</sub> = (V <sub>IN+</sub> - V <sub>IN-</sub> ) <sup>(2)</sup>		-40		40
	Analog output, OUT		-0.3	40		
Current	Output current, I <sub>OUT</sub> <sup>(2)</sup>			400	μA	
Temperature	Operating, T <sub>A</sub>		-55	150	°C	
	Junction, T <sub>J</sub>			150		
	Storage, T <sub>stg</sub>		-65	150		

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Use the following equation to make sure that the maximum value of I<sub>OUT</sub> in a given application is less than 400 μA:

$$I_{OUT,MAX} = \text{MIN} \left( \frac{V_{SENSE,MAX}}{5 \text{ k}\Omega}, \frac{V_{IN+,MAX}}{10 \text{ k}\Omega + R_{LOAD}}, \frac{V_{+,MAX}}{5 \text{ k}\Omega + R_{LOAD}} \right)$$

where:

- I<sub>OUT,MAX</sub> is the estimated maximum value of I<sub>OUT</sub>
- V<sub>SENSE,MAX</sub> is the maximum possible value of the differential input voltage in the application
- V<sub>IN+,MAX</sub> is the maximum possible value of V<sub>IN+</sub> in the application
- V<sub>+,MAX</sub> is the maximum possible value of V+ in the application
- R<sub>LOAD</sub> is the value of the load resistor in kΩ

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
Supply voltage, V+	INA138-Q1		2.7	5	36	V
	INA168-Q1		2.7	5	60	
Common-mode voltage	INA138-Q1		2.7	12	36	V
	INA168-Q1		2.7	12	60	
Operating temperature, T <sub>A</sub>			-40	25	125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA138-Q1, INA168-Q1	INA168-Q1	UNIT
		PW (TSSOP)	DBV (SOT-23)	
		8 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	179.1	168.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	62.6	73.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	107.7	28.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	7.0	2.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	106.0	27.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics


at  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ , and  $R_L = 125\text{ k}\Omega$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	INA138-Q1			INA168-Q1			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>INPUT</b>								
Full-scale sense voltage	$V_{SENSE} = V_{IN+} - V_{IN-}$		100	500		100	500	mV
Common-mode rejection	$V_{IN+} = 2.7\text{ V}$ to $36\text{ V}$ , $V_{SENSE} = 50\text{ mV}$	100	120					dB
	$V_{IN+} = 2.7\text{ V}$ to $60\text{ V}$ , $V_{SENSE} = 50\text{ mV}$				100	120		
Offset voltage <sup>(1)</sup>			$\pm 0.2$	$\pm 2$		$\pm 0.2$	$\pm 2$	mV
Offset voltage vs temperature			1			1		$\mu\text{V}/^\circ\text{C}$
Offset voltage vs power supply ( $V_+$ )	$V_+ = 2.7\text{ V}$ to $36\text{ V}$ , $V_{SENSE} = 50\text{ mV}$		0.1	10				$\mu\text{V}/\text{V}$
	$V_+ = 2.7\text{ V}$ to $60\text{ V}$ , $V_{SENSE} = 50\text{ mV}$					0.1	10	
Input bias current	$V_{IN+} = V_{IN-} = 12\text{ V}$			10			10	$\mu\text{A}$
<b>OUTPUT</b>								
Transconductance	$V_{SENSE} = 10\text{ mV}$ to $150\text{ mV}$		194	206		194	206	$\mu\text{A}/\text{V}$
Transconductance versus temperature	$V_{SENSE} = 100\text{ mV}$			10			10	$\text{nA}/^\circ\text{C}$
Nonlinearity error	$V_{SENSE} = 10\text{ mV}$ to $150\text{ mV}$		$\pm 0.01\%$	$\pm 0.2\%$		$\pm 0.01\%$	$\pm 0.2\%$	
Total output error	$V_{SENSE} = 100\text{ mV}$		$\pm 0.5\%$	$\pm 3.2\%$		$\pm 0.5\%$	$\pm 3.2\%$	
Output impedance			1    5			1    5		$\text{G}\Omega$    $\text{pF}$
Voltage output swing to power supply ( $V_+$ )			$(V_+) - 0.8$	$(V_+) - 1.2$		$(V_+) - 0.8$	$(V_+) - 1.2$	V
Voltage output swing to common mode, $V_{CM}$			$V_{CM} - 0.5$	$V_{CM} - 1.2$		$V_{CM} - 0.5$	$V_{CM} - 1.2$	V
<b>FREQUENCY RESPONSE</b>								
Bandwidth	$R_L = 5\text{ k}\Omega$			800			800	kHz
	$R_L = 125\text{ k}\Omega$			32			32	
Settling time (0.1%)	5-V step, $R_L = 5\text{ k}\Omega$			1.8			1.8	$\mu\text{s}$
	5-V step, $R_L = 125\text{ k}\Omega$			30			30	
<b>NOISE</b>								
Output-current noise density	$T_A = 25^\circ\text{C}$			9			9	$\text{pA}/\sqrt{\text{Hz}}$
Total output-current noise	$\text{BW} = 100\text{ kHz}$			3			3	nA RMS
<b>POWER SUPPLY</b>								
Quiescent current	$V_{SENSE} = 0\text{ V}$ , $I_O = 0\text{ mA}$			25	60		25	60


(1) Defined as the amount of input voltage,  $V_{SENSE}$ , to drive the output to zero.

### 6.6 Typical Characteristics


at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ , and  $R_L = 125\text{ k}\Omega$  (unless otherwise noted)




**Figure 1. Gain vs Frequency**




**Figure 2. Common-Mode Rejection vs Frequency**




**Figure 3. Power-Supply Rejection vs Frequency**



**Figure 4. Total Output Error vs  $V_{SENSE}$**




**Figure 5. Total Output Error vs Power-Supply Voltage**



**Figure 6. Quiescent Current vs Power-Supply Voltage**

**Typical Characteristics (continued)**

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 5\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ , and  $R_L = 125\text{ k}\Omega$  (unless otherwise noted)




## 7 Detailed Description

### 7.1 Overview

The INA138-Q1 and INA168-Q1 devices (INA1x8-Q1) are comprised of a high-voltage, precision operational amplifier, precision thin film resistors trimmed in production to an absolute tolerance, and a low-noise output transistor. The INA1x8-Q1 are powered from a single power supply, and the input voltages can exceed the power supply voltage. The INA1x8-Q1 are ideal for measuring small differential voltages, such as those generated across a shunt resistor, in the presence of large common-mode voltages. The [Functional Block Diagram](#) shows the functional components within both the INA138-Q1 and INA168-Q1 devices.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Output Voltage Range

The output of the INA1x8-Q1 is a current that is converted to a voltage by the load resistor,  $R_L$ . The output current remains accurate within the compliance voltage range of the output circuitry. The shunt voltage and the input common-mode and power-supply voltages limit the maximum possible output swing. The maximum output voltage ( $V_{out\ max}$ ) compliance is limited by either [Equation 1](#) or [Equation 2](#), whichever is lower:

$$V_{out\ max} = (V+) - 0.7\ V - (V_{IN+} - V_{IN-}) \quad (1)$$

or

$$V_{out\ max} = V_{IN-} - 0.5\ V \quad (2)$$

### 7.3.2 Bandwidth

Measurement bandwidth is affected by the value of the load resistor,  $R_L$ . High gain produced by high values of  $R_L$  yields a narrower measurement bandwidth (see the [Typical Characteristics](#) section). For the widest possible bandwidth, keep the capacitive load on the output to a minimum. Reduction in bandwidth due to capacitive load is shown in the [Typical Characteristics](#) section.

If bandwidth limiting (filtering) is desired, add a capacitor to the output (see [Figure 12](#)). This capacitor does not cause instability.

## 7.4 Device Functional Modes

For proper operation, the INA1x8-Q1 must operate within the specified limits. Operating either device outside of their specified power-supply voltage range, or their specified common-mode range, results in unexpected behavior, and is not recommended. Additionally, operating the output beyond the specified limits with respect to power-supply voltage and input common-mode voltage also produces unexpected results. See the [Electrical Characteristics](#) section for the device specifications.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Operation

[Figure 9](#) illustrates the basic circuit diagram for both the INA138-Q1 and INA168-Q1. Load current  $I_S$  is drawn from supply  $V_P$  through shunt resistor  $R_S$ . The voltage drop in the shunt resistor is forced across  $R_{G1}$  by the internal op amp, causing current to flow into the collector of Q1. External resistor  $R_L$  converts the output current,  $I_O$ , to a voltage,  $V_{OUT}$ , at the OUT pin. The transfer function for the INA1x8-Q1 is shown in [Equation 3](#):

$$I_O = g_m (V_{IN+} - V_{IN-})$$

where


- $g_m = 200\ \mu A/V$  (3)

In the circuit of [Figure 9](#), the input voltage,  $(V_{IN+} - V_{IN-})$ , is equal to  $I_S \times R_S$ . The output voltage,  $V_{OUT}$ , is equal to  $I_O \times R_L$ . The transconductance,  $g_m$ , of the INA1x8-Q1 is  $200\ \mu A/V$ . The complete transfer function for the current measurement amplifier in this application is shown in [Equation 4](#):

$$V_{OUT} = (I_S) (R_S) (200\ \mu A/V) (R_L) \quad (4)$$

The maximum differential input voltage for accurate measurements is 0.5 V, producing a 100- $\mu A$  output current. A differential input voltage of up to 2 V does not cause damage. Differential measurements ( $V_{IN+}$  and  $V_{IN-}$  pins) must be unipolar, with a more-positive voltage applied to the  $V_{IN+}$  pin. If a more-negative voltage is applied to the  $V_{IN+}$  pin,  $I_O$  goes to zero, but no damage occurs.

**Application Information (continued)**



(1) Maximum  $V_P$  and  $V+$  voltage is 60 V with INA168-Q1.

**Figure 9. Basic Circuit Connections**

**Table 1. Voltage Gains and Corresponding Load-Resistor Values**


VOLTAGE GAIN	EXACT $R_L$ (kΩ)	NEAREST 1% $R_L$ (kΩ)
1	5	4.99
2	10	10
5	25	24.9
10	50	49.9
20	100	100
50	250	249
100	500	499

## 8.2 Typical Applications

The INA1x8-Q1 are designed for current-shunt measurement circuits (see [Figure 9](#)) but its basic function is useful in a wide range of circuitry. With a little creativity, many unforeseen uses can be found in measurement and level-shifting circuits. A few ideas are illustrated in the following subsections.

### 8.2.1 Buffering Output to Drive an ADC

Digitize the output of the INA138-Q1 or INA168-Q1 devices using a 1-MSPS analog-to-digital converter (ADC).



**Figure 10. Buffering Output to Drive an ADC**

#### 8.2.1.1 Design Requirements

For this design example, use the input parameters shown in [Table 2](#).

**Table 2. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Supply voltage, V+	5 V
Common-mode voltage, $V_{CM}$	INA138-Q1: 2.7 V to 36 V
	INA168-Q1: 2.7 V to 60 V
Full-scale shunt voltage, $V_{SENSE}$	50 mV to 100 mV
Load resistor, $R_L$	5 k $\Omega$ to 500 k $\Omega$

#### 8.2.1.2 Detailed Design Procedure

##### 8.2.1.2.1 Selecting $R_S$ and $R_L$

In [Figure 10](#), the value chosen for the shunt resistor,  $R_S$ , depends on the application and is a compromise between small-signal accuracy and maximum permissible voltage loss in the measurement line. High values of  $R_S$  provide better accuracy at lower currents by minimizing the effects of offset, while low values of  $R_S$  minimize voltage loss in the supply line. For most applications, best performance is attained with an  $R_S$  value that provides a full-scale shunt voltage range of 50 mV to 100 mV. Maximum input voltage for accurate measurements is 500 mV.

Choose an  $R_L$  that provides the desired full-scale output voltage. The output impedance of the INA1x8-Q1 OUT pin is very high, permitting the use of  $R_L$  values up to 500 k $\Omega$  with excellent accuracy. The input impedance of any additional circuitry at the output must be much higher than the value of  $R_L$  to avoid degrading accuracy.


Some ADCs have input impedances that significantly affects measurement gain. The input impedance of the ADC can be included as part of the effective  $R_L$  if the ADC input can be modeled as a resistor to ground. Alternatively, an op amp can be used to buffer the ADC input, as shown in [Figure 10](#). The INA1x8-Q1 are current output devices, and as such, have an inherently large output impedance. The output currents from the amplifier are converted to an output voltage using the load resistor,  $R_L$ , connected from the amplifier output to ground. The ratio of the load resistor value to that of the internal resistor value determines the voltage gain of the system.

In many applications, digitizing the output of the INA1x8-Q1 is required. Digitizing is accomplished by connecting the output of the amplifier to an ADC. It is very common for an ADC to have a dynamic input impedance. If the INA1x8-Q1 output is connected directly to an ADC input, the input impedance of the ADC is effectively connected in parallel with gain setting resistor  $R_L$ . This parallel impedance combination affects the gain of the system and the impact on the gain is difficult to estimate accurately. A simple solution that eliminates the paralleling of impedances, and simplifies the gain of the circuit is to place a buffer amplifier, such as the [OPA340](#), between the output of the INA1x8-Q1 and the input to the ADC.

[Figure 10](#) illustrates this concept. Notice that a low-pass filter is placed between the OPA340 output and the input to the ADC. The filter capacitor is required to provide any instantaneous demand for current required by the input stage of the ADC. The filter resistor is required to isolate the OPA340 output from the filter capacitor in order to maintain circuit stability. The values for the filter components vary according to the operational amplifier used for the buffer and the particular ADC selected. More information regarding the design of the low-pass filter is found in the TI Precision Design, [16 bit 1MSPS Data Acquisition Reference Design for Single-Ended Multiplexed Applications](#).

[Figure 11](#) shows the expected results when driving an ADC at 1 MSPS with and without buffering the INA1x8-Q1 output. Without the buffer, the high impedance of the INA1x8-Q1 reacts with the input capacitance and sample-and-hold capacitance of the ADC, and does not allow the sampled value to reach the correct final value before the ADC is reset, and the next conversion starts. Adding the buffer amplifier significantly reduces the output impedance driving the sample-and-hold circuitry, and allows for higher conversion rates.

### 8.2.1.3 Application Curve



**Figure 11. Driving an ADC With and Without a Buffer**

### 8.2.2 Output Filter

Filter the output of the INA1x8-Q1 devices.




Figure 12. Output Filter

#### 8.2.2.1 Design Requirements

For this design example, use the input parameters shown in Table 3.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Supply voltage, V+	INA138-Q1: 2.7 V to 36 V
	INA168-Q1: 2.7 V to 60 V
Common-mode voltage, V <sub>CM</sub>	INA138-Q1: 2.7 V to 36 V
	INA168-Q1: 2.7 V to 60 V
Full-scale shunt voltage, V <sub>SENSE</sub>	50 mV to 100 mV
Load resistor, R <sub>L</sub>	5 kΩ to 500 kΩ

#### 8.2.2.2 Detailed Design Procedure

A low-pass filter can be formed at the output of the INA1x8-Q1 simply by placing a capacitor of the desired value in parallel with the load resistor. First, determine the value of the load resistor needed to achieve the desired gain by using Table 1. Next, determine the capacitor value that results in the desired cutoff frequency according to the equation shown in Figure 12. Figure 13 shows various combinations of gain settings (determined by R<sub>L</sub>) and filter capacitors.

#### 8.2.2.3 Application Curve





Figure 13. Gain vs Frequency

### 8.2.3 Offsetting the Output Voltage

For many applications using only a single power supply, the output voltage may have to be level shifted away from ground when there is no load current flowing in the shunt resistor. Level shifting the output of the INA1x8-Q1 is easily accomplished by one of two simple methods shown in Figure 14. Method (a) on the left-hand side of Figure 14 shows a simple voltage-divider method. This method is useful for applications that require the output of the INA1x8-Q1 to remain centered with respect to the power supply at zero load current through the shunt resistor. Using this method, the gain is determined by the parallel combination of  $R_1$  and  $R_2$ , while the output offset is determined by the voltage divider ratio of  $R_1$  and  $R_2$ , as shown in Figure 14(a). For applications that require a fixed value of output offset independent of the power-supply voltage, use current-source method (b) shown on the right-hand side of Figure 14. With this method, a REF200 constant current source is used to generate a constant output offset. Using this method, the gain is determined by  $R_L$ , and the offset is determined by the product of the value of the current source and  $R_L$ .



Copyright © 2016, Texas Instruments Incorporated

Figure 14. Offsetting the Output Voltage

### 8.2.4 Bipolar Current Measurement

Configure the INA1x8-Q1 as illustrated in Figure 15 for applications where bidirectional current measurement is required. Two INA1x8-Q1 devices are required; connect the inputs across the shunt resistor; see Figure 15. A comparator, such as the TLV3201, is used to detect the polarity of the load current. The magnitude of the load current is monitored across the resistor connected between ground and the connection labeled *Output*. In this example, the 100-k $\Omega$  resistor results in a gain of 20 V/V. The 10-k $\Omega$  resistors connected in series with the INA1x8-Q1 output current are used to develop a voltage across the comparator inputs. Two diodes are required to prevent current flow into the INA1x8-Q1 output because only one device at a time provides current to the *Output* connection of the circuit. The circuit functionality is illustrated in Figure 16.




Figure 15. Bipolar Current Measurement

8.2.4.1 Application Curve





Figure 16. Bipolar Current Measurements Results (Arbitrary Scale)

### 8.2.5 Bipolar Current Measurement Using Differential Input of an ADC


Use the INA1x8-Q1 with an ADC such as the [ADS7870](#) programmed for differential-mode operation; [Figure 17](#) shows this configuration. In this configuration, the use of two INA138-Q1s or INA168-Q1s allows for bidirectional current measurement. Depending on the polarity of the current, one of the INA devices provides an output voltage, while the other INA device output is zero. In this way, the ADC reads the polarity of current directly, without the need for additional circuitry.



**Figure 17. Bipolar Current Measurement Using Differential Input of the ADC**

### 8.2.6 Multiplexed Measurement Using Logic Signal for Power

Measure multiple loads as shown in Figure 18. In this configuration, each INA138-Q1 or INA168-Q1 device is powered by the digital I/O from the ADS7870. Multiplexing is achieved by switching on or off each desired I/O.



Copyright © 2016, Texas Instruments Incorporated

**Figure 18. Multiplexed Measurement Using Logic Signal for Power**

## 9 Power Supply Recommendations

The input circuitry of the INA1x8-Q1 can accurately measure beyond the power-supply voltage,  $V+$ . For example, the  $V+$  power supply can be 5 V, whereas the load power-supply voltage goes up to 36 V with the INA138-Q1, or 60 V with the INA168-Q1. However, the output voltage range of the OUT pin is limited by the lesser of the two voltages (see the [Output Voltage Range](#) section). Place a 0.1- $\mu\text{F}$  capacitor near the power-supply pin on the INA1x8-Q1. Additional capacitance may be required for applications with noisy power-supply voltages.

## 10 Layout

### 10.1 Layout Guidelines

Figure 19 shows the basic connection of the INA1x8-Q1 in the TSSOP-8 package. Connect input pins  $V_{\text{IN}+}$  and  $V_{\text{IN}-}$  as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance. Output resistor  $R_L$  is shown connected between the OUT pin and ground. Best accuracy is achieved with the output voltage measured directly across  $R_L$ . Measuring directly across  $R_L$  is especially important in high-current systems where load current could flow in the ground connections and affect measurement accuracy.

No power-supply bypass capacitors are required for stability of the INA1x8-Q1. However, applications with noisy or high-impedance power supplies may require decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

### 10.2 Layout Example




Figure 19. Typical Layout Example

## 11 器件和文档支持

### 11.1 文档支持

#### 11.1.1 相关文档

请参阅如下相关文档:

[《用于单端多路复用应用的 16 位 1MSPS 数据采集 参考设计》 TI 精密设计](#)

### 11.2 相关链接

表 4 列出了快速访问链接。类别包括技术文档、支持和社区资源、工具与软件，以及立即订购快速访问。

表 4. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
INA138-Q1	<a href="#">请单击此处</a>				
INA168-Q1	<a href="#">请单击此处</a>				

### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 11.5 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.7 术语表

[SLYZ022](#) — *TI* 术语表。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">INA138QPWRQ1</a>	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA138
INA138QPWRQ1.A	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA138
<a href="#">INA168QDBVRQ1</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LUIQ
INA168QDBVRQ1.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LUIQ
INA168QPWRG4Q1.A	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	INA168
<a href="#">INA168QPWRQ1</a>	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	INA168
INA168QPWRQ1.A	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	INA168

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF INA138-Q1, INA168-Q1 :**

- Catalog : [INA138](#), [INA168](#)


## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA138QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
INA168QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
INA168QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA138QPWRQ1	TSSOP	PW	8	2000	353.0	353.0	32.0
INA168QDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
INA168QPWRQ1	TSSOP	PW	8	2000	353.0	353.0	32.0




# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW0008A



**PACKAGE OUTLINE**  
**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

# EXAMPLE BOARD LAYOUT


PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司