

HD3SS3411-Q1 单通道差分 2:1 多路复用器/多路信号分离器

1 特性

- 符合 Q100 汽车标准
- 兼容多种接口标准，包括 FPD-Link、LVDS、PCIE 第 II 代和第 III 代、XAUI 以及 USB3.1
- 运行速率高达 10Gbps
- 3dB 差分带宽宽达约 7.5GHz
- 出色的动态特性 (4GHz 时)
 - 插入损耗 = -1.1dB
 - 回波损耗 = -11.3dB
 - 关断隔离 = -19dB
- 双向多路复用器/多路信号分离器 差分开关
- 支持 0V 至 2V 的共模电压
- 单电源电压 V_{CC} 为 $3.3V \pm 10\%$
- 工业温度范围为 -40°C 至 105°C

2 应用

- 汽车信息娱乐系统
- 工业数据交换
- 台式机和笔记本电脑
- 服务器或存储区域网络
- PCI Express 背板
- 共享 I/O 端口

3 说明

HD3SS3411-Q1 是一款高速双向无源开关，可采用多路复用器或多路信号分离器两种配置。该器件可通过控制引脚 SEL 在两条差分通道 (端口 B 至端口 A 或端口 C 至端口 A) 之间进行切换。

HD3SS3411-Q1 是一款通用模拟差分无源开关，适用于所有高速接口应用，前提条件是该应用在 0V 至 2V 共模电压范围内发生偏置并且具有差分振幅高达 1800mVpp 的差分信号。该器件提供自适应跟踪功能，允许用户能够在整个共模电压范围内保持通道不变。

该器件具有出色的动态特性，可实现高速转换，将信号眼图的衰减降至超低水平，并具有非常少的附加抖动。


HD3SS3411-Q1 在工作模式下的功耗 <2mW，在关断模式 (可通过 OEn 引脚实现) 下的功耗 <2μW。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
HD3SS3411-Q1	RWA (WQFN, 14)	3.5mm x 3.5mm

(1) 有关更多信息，请参阅节 10。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



简化原理图



Table of Contents

1 特性	1	6.4 Device Functional Modes.....	8
2 应用	1	7 Application and Implementation	9
3 说明	1	7.1 Application Information.....	9
4 Pin Configuration and Functions	3	7.2 Typical Application.....	9
5 Specifications	4	7.3 Power Supply Recommendations.....	12
5.1 Absolute Maximum Ratings.....	4	7.4 Layout.....	12
5.2 ESD Ratings.....	4	8 Device and Documentation Support	14
5.3 Recommended Operating Conditions.....	4	8.1 接收文档更新通知.....	14
5.4 Thermal Information.....	4	8.2 支持资源.....	14
5.5 Electrical Characteristics.....	5	8.3 Trademarks.....	14
5.6 Timing Requirements.....	5	8.4 静电放电警告.....	14
5.7 Typical Characteristics.....	6	8.5 术语表.....	14
6 Detailed Description	7	9 Revision History	14
6.1 Overview.....	7	10 Mechanical, Packaging, and Orderable Information	14
6.2 Functional Block Diagram.....	7		
6.3 Feature Description.....	7		

4 Pin Configuration and Functions




图 4-1. RWA Package, 14-Pin WQFN (Top View)

表 4-1. Pin Functions

NAME	NO	TYPE ⁽¹⁾	DESCRIPTION
Ap	2	I/O	Port A, High Speed Positive Signal
An	3	I/O	Port A, High Speed Negative Signal
Bp	13	I/O	Port B, High Speed Positive Signal
Bn	12	I/O	Port B, High Speed Negative Signal
Cp	10	I/O	Port C, High Speed Positive Signal
Cn	9	I/O	Port C, High Speed Negative Signal
GND	5,8,11,14, Pad	G	Ground
OEn	1	I	Active Low Chip Enable L: Normal operation H: Shutdown
RSVD	6	I/O	Reserved Pin - connect or pulldown to GND
SEL	7	I	Port select pin L: Port A to Port B H: Port A to Port C
VCC	4	P	3.3V power

- (1) The high speed data ports incorporate 20k Ω pulldown resistors that are switched in when a port is not selected and switched out when the port is selected..

5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range (V_{CC})	Absolute minimum/maximum supply voltage range	- 0.5	4	V
Voltage range	Differential I/O	- 0.5	2.5	V
	Control pin	- 0.5	$V_{DD} + 0.5$	

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per AEC Q100-011	±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3		3.6	V
V_{IH}	Input high voltage (SEL, OEn Pin)	2		V_{CC}	V
V_{IL}	Input low voltage (SEL, OEn Pin)	- 0.1		0.8	V
V_{Diff}	High speed signal pins differential voltage	0		1.8	V_{PP}
V_{CM}	Common mode voltage (differential pins)	0		2	V
T_A	Operating free-air temperature	- 40		105	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		RWA	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	50.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	26.4	
ψ_{JT}	Junction-to-top characterization parameter	2.2	
ψ_{JB}	Junction-to-board characterization parameter	26.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.3	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
I_{CC}	Device active Current	$V_{CC} = 3.3V$, $OEN = 0$		0.6	0.8	mA
I_{STDN}	Device shutdown Current	$V_{CC} = 3.3V$, $OEN = 0$		0.3	0.6	μA
C_{ON}	Outputs ON Capacitance			0.6		pF
R_{ON}	Output ON resistance	$V_{CC} = 3.3V$; $V_{CM} = 0V$ to $2V$; $I_O = -8mA$		5	8	Ω
ΔR_{ON}	On resistance match between pairs of the same channel	$V_{CC} = 3.3V$; $-0.35V \leq V_{IN} \leq 2.35V$; $I_O = -8mA$			0.5	Ω
$R_{(FLAT_ON)}$	On resistance flatness ($R_{ON(MAX)} - R_{ON(MAIN)}$)	$V_{DD} = 3.3V$; $-0.35V \leq V_{IN} \leq 2.35V$			1	Ω
$I_{IH(CTRL)}$	Input high current, control pins (SEL, OEN)				1	μA
$I_{IL(CTRL)}$	Input low current, control pins (SEL, OEN)				1	μA
$I_{IH(HS)}$	Input high current, high speed pins	[A/B/C][p/n] $V_{IN} = 2V$ for selected port, A and B with SEL= 0, and A and C with SEL = V_{CC}			1	μA
		[A/B/C][p/n] $V_{IN} = 2V$ for non-selected port, C with SEL= 0, and B with SEL = V_{CC} (Note there is a 20K Ω pulldown in non-selected port)		100	140	μA
$I_{IL(HS)}$	Input low current, high speed pins	[A/B/C][p/n]			1	μA
High Speed Performance						
I_L	Differential Insertion Loss	$f = 0.3MHz$		- 0.5		dB
		$f = 2.5GHz$		- 0.7		
		$f = 4GHz$		- 1.1		
BW	- 3dB Bandwidth			7.5		GHz
R_L	Differential return loss	$f = 0.3MHz$		- 26.4		dB
		$f = 2.5GHz$		- 16.6		
		$f = 4GHz$		- 11.3		
O_I	Differential OFF isolation	$f = 0.3MHz$		- 75		dB
		$f = 2.5GHz$		- 22		
		$f = 4GHz$		- 19		
Xtalk	Differential Crosstalk	$f = 4GHz$		- 35		dB

5.6 Timing Requirements

		MIN	NOM	MAX	UNIT
t_{PD}	Switch propagation delay			80	ps
t_{SW}	Switching time			1	μs
t_{SK_INTRA}	Intra-pair output skew			5	ps

5.7 Typical Characteristics




图 5-1. Return Loss vs Frequency




图 5-2. Insertion Loss vs Frequency

6 Detailed Description

6.1 Overview

The HD3SS3411-Q1 is a high-speed bi-directional passive switch in mux or demux configurations. Based on control pin SEL, the device switches one differential channels between Port B or Port C to Port A.


The HD3SS3411-Q1 is a generic analog differential passive switch that can work for any high speed interface applications as long as it is biased at a common-mode voltage range of 0V to 2V and has differential signaling with differential amplitude up to 1800 mVpp. The device offers adaptive tracking that allows users to keep the channel unchanged for the entire common-mode voltage range.

表 6-1. MUX Pin Connections⁽¹⁾

PORT A CHANNEL	PORT B OR PORT C CHANNEL CONNECTED TO PORT A CHANNEL	
	SEL = L	SEL = H
Ap	Bp	Cp
An	Bn	Cn

(1) The HD3SS3411-Q1 can tolerate polarity inversions for all differential signals on Ports A, B and C. Take care to ensure the same polarity is maintained on Port A vs. Port B/C.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Output Enable and Power Savings

The HD3SS3411-Q1 has two power modes, normal operating mode and shutdown mode. During shutdown mode, the device consumes very-little current to save the maximum power. The OEn control pin is used to toggle between the two modes.

HD3SS3411-Q1 consumes < 2 mW of power when operational and has a shutdown mode exercisable by the OEn pin resulting < 20 μ W.

6.4 Device Functional Modes

The OEn control pin selects the functional mode of HD3SS3411-Q1. To enter standby/shutdown mode, the OEn control pin is pulled high through a resistor and must remain high. For active or normal operation, pull the OEn control pin low to GND or dynamically control the OEn control pin to switch between H or L.

表 6-2. Device Power Modes

OEn	Device State	Signal Pins
L	Normal	Normal
H	Shutdown	Tri-stated

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 元件规格，TI 不担保其准确性和完整性。TI 的客户负责确定元件是否适合其用途，以及验证和测试其设计实现以确认系统功能。

7.1 Application Information

HD3SS3411-Q1 mux channels have independent adaptive common mode tracking allowing RX and TX paths to have different common-mode voltage simplifying system implementation and avoiding inter-operational issues.

HD3SS3411-Q1 mux does not provide common mode biasing for the channel. Therefore, it is required that the device is biased from either side for all active channels.

The HD3SS3411 supports several high-speed data protocols with a differential amplitude of < 1800 mVpp and a common-mode voltage of < 2V, as with USB 3.1 and DisplayPort 1.3. The one select input (SEL) pin can be controlled by an available GPIO pin within a system or from a microcontroller.

7.2 Typical Application




图 7-1. FPD Link III Application

7.2.1 Design Requirements

For this design example, use the values shown in 表 7-1.

表 7-1. Design Parameters

PARAMETER	VALUE
V _{CC} voltage	3.3V
Ap/n, Bp/n, Cp/n CM input voltage	0V to 2V
SEL/OEn pin max voltage for low	0V
SEL/OEn pin min voltage for high	3.3V

7.2.2 Detailed Design Procedure

7.2.2.1 AC Coupling Capacitors

Many interfaces require AC coupling between the transmitter and receiver. The 0402 capacitors are the preferred option to provide AC coupling, and the 0603 size capacitors will also work. Avoid the 0805 size capacitors and C-packs when possible. Symmetric placement is best for AC coupling capacitors. TI recommends a capacitor value of 0.1 μ F. Make sure the capacitor value matches the $\pm$ signal pair. Make sure the placement is along the TX pairs on the system board, which are usually routed on the top layer of the board.

There are several placement options for the AC coupling capacitors. Because the switch requires a bias voltage, the capacitors must only be placed on one side of the switch. If the capacitors are placed on both sides of the switch, make sure to provide a biasing voltage. In 图 7-2, the coupling capacitors are placed between the switch and endpoint. In this situation, the switch is biased by the system/host controller.




图 7-2. AC Coupling Capacitors Between Switch TX and Endpoint TX

In 图 7-3, the coupling capacitors are placed on the host transmit pair and endpoint transmit pair. In this situation, the switch on the top is biased by the endpoint and the lower switch is biased by the host controller.




图 7-3. AC Coupling Capacitors on Host TX and Endpoint TX

If the common-mode voltage in the system is higher than 2V, the coupling capacitors are placed on both sides of the switch (shown in 图 7-4). A biasing voltage of less than 2V is required in this case.




图 7-4. AC Coupling Capacitors on Both Sides of Switch

7.2.3 Application Curves




图 7-5. 6Gbps Source Eye Diagram




图 7-6. 6Gbps Output Eye Diagram

7.3 Power Supply Recommendations

There is no power supply sequence required for HD3SS3411-Q1. However, TI recommends that OEn is asserted low after device supply V_{CC} is stable and in specifications. TI also recommends that ample decoupling capacitors are placed at the device V_{CC} near the pin.

7.4 Layout

7.4.1 Layout Guidelines

7.4.1.1 Critical Routes

- The high speed differential signals must be routed with great care to minimize signal quality degradation between the connector and the source or sink of the high speed signals by following the guidelines provided in this document. Depending on the configuration schemes, the speed of each differential pair can reach a maximum speed of 10Gbps. These signals are to be routed first before other signals with highest priority.
- Make sure each differential pair is routed together with controlled differential impedance of $85\ \Omega$ to $90\ \Omega$ and $50\ \Omega$ common-mode impedance. Keep away from other high speed signals. TI recommends to keep the number of vias to a minimum. Separate each pair from adjacent pairs by at least 3 times the signal trace width. Route all differential pairs on the same group of layers (outer layers or inner layers) if not on the same layer. No 90 degree turns on any of the differential pairs. If bends are used on high speed differential pairs, make sure the angle of the bend is greater than 135 degrees.
- Length matching:
 - Keep high speed differential pairs lengths within 5 mil of each other to keep the intra-pair skew minimum. The inter-pair matching of the differential pairs is not as critical as intra-pair matching.
- Keep high speed differential pair traces adjacent to ground plane.
- Do not route differential pairs over any plane split.
- Place the ESD components on the high speed differential lanes as close to the connector as possible in a pass through manner without stubs on the differential path.
- For ease of routing, the P and N connection of the USB3.1 differential pairs to the HD3SS3411-Q1 pins can be swapped.

7.4.1.2 General Routing/Placement Rules

- Follow 20H rule (H is the distance to ref-plane) for separation of the high speed trace from the edge of the plane.
- Minimize parallelism of high speed clocks and other periodic signal traces to high speed lines.
- Route all differential pairs on the top or bottom layer (microstrip traces) if possible or on the same group of layers. Only use vias in the breakout region of the device if vias are necessary for routing. Avoid using vias in the main region of the board at all cost. Use a ground reference via next to signal via. Distance between ground reference via and signal need to be calculated to have similar impedance as traces.

- Make sure not all differential signals are routed over a plane split. Changing signal layers is preferable to crossing plane splits.
- Use of and proper placement of stitching caps when split plane crossing is unavoidable to account for high frequency return current path.
- Route differential traces over a continuous plane with no interruptions.
- Do not route differential traces under power connectors or other interface connectors, crystals, oscillators, or any magnetic source.
- Route traces away from etching areas like pads, vias, and other signal traces. Try to maintain a 20 mil keep out distance where possible.
- Place the decoupling caps next to each power terminal on the HD3SS3411-Q1. Take care to minimize the stub length of the trace connecting the capacitor to the power pin.
- Avoid sharing vias between multiple decoupling caps.
- Place vias as close as possible to the decoupling cap solder pad.
- Widen VCC/GND planes to reduce effect of static and dynamic IR drop.

7.4.2 Layout Example




图 7-7. Layout

8 Device and Documentation Support

8.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

TI E2E™ 中文支持论坛 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (June 2015) to Revision B (March 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• Changed the maximum t_{SW} switching time from 0.5ns to 1 μ s.....	5

Changes from Revision * (June 2015) to Revision A (July 2015)	Page
• Changed the "Operating free-air Temperature" MAX value from: 85°C to: 105°C in <i>Recommended Operating Conditions</i>	4
• Changed the MAX value of $R_{(FLAT_ON)}$ from: 0.5 Ω to: 1 Ω in the <i>Electrical Characteristics</i>	5

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
HD3SS3411TRWARQ1	Active	Production	WQFN (RWA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	3411Q
HD3SS3411TRWARQ1.B	Active	Production	WQFN (RWA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	3411Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF HD3SS3411-Q1 :

- Catalog : [HD3SS3411](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS3411TRWARQ1	WQFN	RWA	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS3411TRWARQ1	WQFN	RWA	14	3000	346.0	346.0	33.0



4221612/B 02/2015


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RWA0014A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4221612/B 02/2015

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RWA0014A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4221612/B 02/2015

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司