

www.ti.com.cn

ZHCSA48A-JULY 2012-REVISED OCTOBER 2012

四通道 1/2 H 桥驱动器集成电路 (IC)

查询样品: DRV8844

特性

- 四通道 1/2 H 桥直流 (DC) 电机驱动器
 - 能够驱动四个螺线管、两个 DC 电机、一个步 进电机、或者其它负载
 - 完全独立的半桥控制
 - 低 MOSFET 导通电阻
- 24V, 25℃ 下 2.5A 最大驱动器电流
- 悬空的输入缓冲可支持双(双极)电源(高达 ±30V)
- 内置 3.3V, 10mA 低压降 (LDO) 稳压器
- 行业标准 IN/IN 数字控制接口 •

- 8V 至 60V 运行电源电压范围
- 耐热增强型表面贴装封装 •

应用范围

- 纺织机器
- 办公自动化设备
- 游戏机 •
- 工厂自动化
- 机器人技术

说明

DRV8844 提供四个可独立控制的 1/2 H 桥启动器。 它可被用于驱动两个 DC 电机、一个步进电机、四个螺线管、 或者其它负载。针对每个通道的输出驱动器通道由在一个 1/2 H 桥配置中进行配置的 N 通道功率 MOSFET 组 成。

DRV8844 在每个桥的通道上提供高达 2.5A 峰值电流或者 1.75A 均方根 (RMS) 输出电流(在 24V 和 25℃ 时具有 适当的印刷电路板 (PCB) 散热)。

提供单独控制每个 1/2 H 桥的独立输入。为了与独立电源一起运行,逻辑输入和 nFAULT 输出以一个独立的悬空 接地引脚为基准。

内部关断功能支持过流保护、短路保护、欠压锁定以及过温保护。

DRV8844 采用带有 PowerPAD™ 的 28 引脚散热型薄型小外形尺寸 (HTSSOP) 封装(环保型: 符合 RoHS 标准 且不含 Sb/Br)。

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
1000 += 0500		Reel of 2000	DRV8844PWPR	
–40°C to 85°C	PowerPAD™ (HTSSOP) - PWP	Tube of 50	DRV8844PWP	DRV8844

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. (2)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.



www.ti.com.cn

DEVICE INFORMATION

Functional Block Diagram





www.ti.com.cn

Table 1. TERMINAL FUNCTIONS


NAME PIN I/O ⁽¹⁾		I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AND	GROUND			
VNEG	6, 9, 14, 28, PPAD	-	Negative power supply (dual supplies) or ground (single supply)	
LGND	19	I	Logic input reference ground	Connect to logic ground. This may be any voltage between VNEG and VM - 8 V.
VM	4, 11	-	Main power supply	Connect to motor supply (8 V - 60 V). Both pins must be connected to same supply. Bypass to VNEG with a 10- μ F (minimum) capacitor.
V3P3OUT	15	0	3.3-V regulator output	Bypass to VNEG with a 0.47 - μ F 6.3-V ceramic capacitor. Can be used to supply VREF.
CP1	1	IO	Charge pump flying capacitor	Connect a 0.01-µF 100-V capacitor between
CP2	2	IO	Charge pump flying capacitor	CP1 and CP2.
VCP	3	IO	High-side gate drive voltage	Connect a 0.1- μ F 16-V ceramic capacitor to VM.
CONTROL			_	
IN1	27	Ι	Channel 1 input	Logic input controls state of OUT1. Internal pulldown.
EN1	26	I	Channel 1 enable	Logic high enables OUT1. Internal pulldown.
IN2	25	I	Channel 2 input	Logic input controls state of OUT2. Internal pulldown.
EN2	24	I	Channel 2 enable	Logic high enables OUT2. Internal pulldown.
IN3	23	I	Channel 3 input	Logic input controls state of OUT3. Internal pulldown.
EN3	22	I	Channel 3 enable	Logic high enables OUT3. Internal pulldown.
IN4	21	Ι	Channel 4 input	Logic input controls state of OUT4. Internal pulldown.
EN4	20	I	Channel 4 enable	Logic high enables OUT4. Internal pulldown.
nRESET	16	I	Reset input	Active-low reset input initializes internal logic and disables the H-bridge outputs. Internal pulldown.
nSLEEP	17	Ι	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode. Internal pulldown.
STATUS				
nFAULT	18	OD	Fault	Logic low when in fault condition (overtemp, overcurrent, UVLO). Open-drain output.
OUTPUT			1	
OUT1	5	0	Output 1	
OUT2	7	0	Output 2	Connect to loads.
OUT3	8	0	Output 3	
OUT4	10	0	Output 4	
NO CONNECT			1	
NC	12, 13	-	No connect	No connection to these pins

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

ZHCSA48A – JULY 2012 – REVISED OCTOBER 2012



www.ti.com.cn



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range, all voltages relative to VNEG terminal (unless otherwise noted) (1) (2)

		VALUE	UNIT
VM	Power supply voltage range	-0.3 to 65	V
	Logic ground voltage range (LGND)	–0.5 to VM - 8	V
	Digital pin voltage range	LGND - 0.5 to LGND + 7	V
	Peak motor drive output current, t < 1 μS	Internally limited	А
	Continuous motor drive output current ⁽³⁾	2.5	А
TJ	Operating virtual junction temperature range	-40 to 150	°C
T _{stg}	Storage temperature range	-60 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to VNEG terminal, unless otherwise specified.

(3) Power dissipation and thermal limits must be observed.

THERMAL INFORMATION

		DRV8844	
	THERMAL METRIC ⁽¹⁾	PWP	UNITS
		16 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	31.6	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	15.9	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	5.6	8 0 A.V.
ΨJT	Junction-to-top characterization parameter ⁽⁵⁾	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	5.5	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	1.4	

(1) 有关传统和新的热度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953。

(2) 在 JESD51-2a 描述的环境中,按照 JESD51-7 的指定,在一个 JEDEC 标准高 K 电路板上进行仿真,从而获得自然 对流条件下的结至环 境热阻。

(3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳(顶部)的热阻。 不存在特定的 JEDEC 标准测试,但 可在 ANSI SEMI 标准 G30-88 中能找到内容接近的说明。

(4) 按照 JESD51-8 中的说明,通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结板热阻。

(5) 结至顶部特征参数,ψ_{JT},估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该参数以便获得 θ_{JA}。

(6) 结至电路板特^γ/₁ 参数, ψ_{JB},估算真实系统中器件的结温,并使用 JESD51-2a(第6章和第7章)中 描述的程序从仿真数据中 提取出该参数以便获得 θ_{JA}。
 (7) 通过在外露(电源)焊盘上进行冷板测试仿真来获得 结至芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准 测试,但可在 ANSI SEMI

(7) 通过在外露(电源)焊盘上进行冷板测试仿真来获得结至芯片外壳(底部)热阻。不存在特定的 JEDEC 标准 测试,但可在 ANSI SEMI 标准 G30-88 中能找到内容接近的说明。



www.ti.com.cn

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range, all voltages relative to VNEG terminal (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _M	Motor power supply voltage range ⁽¹⁾	8	60	V
I _{V3P3}	V3P3OUT load current	0	10	mA

(1) All V_M pins must be connected to the same supply voltage.

ELECTRICAL CHARACTERISTICS

T_A = 25°C, over operating free-air temperature range, all voltages relative to VNEG terminal (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES	1	•			
I _{VM}	VM operating supply current	$V_{M} = 24 \text{ V}, \text{ f}_{PWM} < 50 \text{ kHz}$		1	5	mA
I _{VMQ}	VM sleep mode supply current	V _M = 24 V		500	800	μA
V _{UVLO}	VM undervoltage lockout voltage	V _M rising		6.3	8	V
V3P3OUT	REGULATOR					
V _{3P3}	V3P3OUT voltage	IOUT = 0 to 1 mA	3.18	3.3	3.52	V
LOGIC-LE	EVEL INPUTS	•			•	
V _{IL}	Input low voltage			LGND + 0.6	LGND + 0.7	V
V _{IH}	Input high voltage		LGND + 2.2		LGND + 5.25	V
V _{HYS}	Input hysteresis		50		600	mV
IIL	Input low current	VIN = LGND	-5		5	μA
I _{IH}	Input high current	VIN = LGND + 3.3 V			100	μA
R _{PD}	Internal pulldown resistance			100		kΩ
nFAULT(OUTPUT (OPEN-DRAIN OUTPUT)					
V _{OL}	Output low voltage	$I_0 = 5 \text{ mA}$			LGND + 0.5	V
I _{OH}	Output high leakage current	V _O = LGND + 3.3 V			1	μA
H-BRIDG	E FETS					
	HS FET on resistance	$V_{M} = 24 V, I_{O} = 1 A, T_{J} = 25^{\circ}C$		0.24		
в	HS FET ON TESISIANCE	$V_{M} = 24 V, I_{O} = 1 A, T_{J} = 85^{\circ}C$		0.29	0.39	Ω
R _{DS(ON)}	LS FET on resistance	$V_{M} = 24 V, I_{O} = 1 A, T_{J} = 25^{\circ}C$		0.24		12
		$V_{M} = 24 V, I_{O} = 1 A, T_{J} = 85^{\circ}C$		0.29	0.39	
I _{OFF}	Off-state leakage current		-2		2	μA
PROTEC	TION CIRCUITS					
I _{OCP}	Overcurrent protection trip level		3			А
t _{DEAD}	Output dead time			90		ns
t _{OCP}	Overcurrent protection deglitch time			5		μs
T _{TSD}	Thermal shutdown temperature	Die temperature	150	160	180	°C

www.ti.com.cn

FRUMENTS


AS

SWITCHING CHARACTERISTICS⁽¹⁾


over operating free-air temperature range (unless otherwise noted)

NUMBER	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
1	t ₁	Delay time, ENx high to OUTx high, INx = 1	130	330	ns
2	t ₂	Delay time, ENx low to OUTx low, INx = 1	275	475	ns
3	t ₃	Delay time, ENx high to OUTx low, INx = 0	100	300	ns
4	t ₄	Delay time, ENx low to OUTx high, INx = 0	200	400	ns
5	t ₅	Delay time, INx high to OUTx high	300	500	ns
6	t ₆	Delay time, INx low to OUTx low	275	475	ns
7	t _R	Output rise time, resistive load to VNEG	30	150	ns
8	t _F	Output fall time, resistive load to VNEG	30	150	ns


(1) Not production tested - specified by design



INx = 1, resistive load to GND



INx = 0, resistive load to VM






Figure 1. DRV8844 Switching Characteristics



www.ti.com.cn

ZHCSA48A-JULY 2012-REVISED OCTOBER 2012

FUNCTIONAL DESCRIPTION

Output Stage

The DRV8844 contains four 1/2-H-bridge drivers using N-channel MOSFETs. A block diagram of the output circuitry is shown in Figure 2.




Figure 2. Motor Control Circuitry

The output pins are driven between VM and VNEG. VNEG is normaly ground for single supply applications, and a negative voltage for dual supply applications.

Note that there are multiple VM motor power supply pins. All VM pins must be connected together to the motor supply voltage.

Logic Inputs

The logic inputs and nFAULT output are referenced to the LGND pin. This pin would be connected to the logic ground of the source of the logic signals (e.g., microcontroller). This allows LGND to be at a different voltage than VNEG; for example, you could drive a load by with bipolar power supplies by driving VM with +24 V and VNEG with -24 V, and connect LGND to 0 V (ground).

Bridge Control

The INx input pins directly control the state (high or low) of the OUTx outputs; the ENx input pins enable or disable the OUTx driver. Table 2 shows the logic.

Tabla	2		
rable	۷.	H-Bridge	LOGIC

 INx
 ENx
 OUTx

 X
 0
 Z

 0
 1
 L


 1
 1
 H


The inputs can also be used for PWM control of, for example, the speed of a DC motor. When controlling a winding with PWM, when the drive current is interrupted, the inductive nature of the motor requires that the current must continue to flow. This is called recirculation current. To handle this recirculation current, the H-bridge can operate in two different states, fast decay or slow decay. In fast decay mode, the H-bridge is disabled and recirculation current flows through the body diodes; in slow decay, the motor winding is shorted.

To PWM using fast decay, the PWM signal is applied to the ENx pin; to use slow decay, the PWM signal is applied to the INx pin. Table 3 is an example of driving a DC motor using OUT1 and OUT2 as an H-bridge:

	Table 3. PWM Function										
IN1	IN1 EN1 IN2 EN2 FUNCTION										
PWM	1	0	1	Forward PWM, slow decay							
0	1	PWM	1	Reverse PWM, slow decay							
1	PWM	0	PWM	Forward PWM, fast decay							
0	PWM	1	PWM	Reverse PWM, fast decay							

The drawings below show the current paths in different drive and decay modes:





Charge Pump

Since the output stages use N-channel FETs, a gate drive voltage higher than the VM power supply is needed to fully enhance the high-side FETs. The DRV8844 integrates a charge pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires two external capacitors for operation. Refer to the block diagram and pin descriptions for details on these capacitors (value, connection, etc.).

The charge pump is shut down when SLEEPn is active low.





www.ti.com.cn




Figure 4. Charge Pump

nRESET and nSLEEP Operation

The nRESET pin, when driven active low, resets the internal logic. It also disables the H-bridge drivers. All inputs are ignored while nRESET is active.

Driving nSLEEP low will put the device into a low power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped and all internal clocks are stopped. In this state all inputs are ignored until nSLEEP returns inactive high. When returning from sleep mode, some time (approximately 1 ms) needs to pass before the motor driver becomes fully operational. Note that nRESET and nSLEEP have internal pulldown resistors of approximately 100 k Ω . These signals need to be driven to logic high for device operation.

The V3P3OUT LDO regulator remains operational in sleep mode.

Protection Circuits

The DRV8844 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP deglitch time, the channel experiencing the overcurrent will be disabled and the nFAULT pin will be driven low. The driver will remain off until either RESET is asserted or VM power is cycled.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all outputs will be disabled, internal logic will be reset, and the nFAULT pin will be driven low. Operation will resume when VM rises above the UVLO threshold.



THERMAL INFORMATION

Thermal Protection

The SDRV8844 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the SDRV8844 is dominated by the power dissipated in the output FET resistance, or RDS(ON). Average power dissipation of each H-bridge when running a DC motor can be roughly estimated by Equation 1.

$$P = 2 \bullet R_{DS(ON)} \bullet (I_{OUT})^2$$

(1)

where P is the power dissipation of one H-bridge, $R_{DS(ON)}$ is the resistance of each FET, and I_{OUT} is the RMS output current being applied to each winding. I_{OUT} is equal to the average current drawn by the DC motor. Note that at start-up and fault conditions this current is much higher than normal running current; these peak currents and their duration also need to be taken into consideration. The factor of 2 comes from the fact that at any instant two FETs are conducting winding current (one high-side and one low-side).

The total device dissipation will be the power dissipated in each of the two H-bridges added together.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The PowerPAD[™] package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, " PowerPAD[™] Thermally Enhanced Package" and TI application brief SLMA004, " PowerPAD[™] Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DRV8844PWP	Obsolete	Production	HTSSOP (PWP) 28	-	-	Call TI	Call TI	-40 to 125	DRV8844
DRV8844PWPR	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8844
DRV8844PWPR.A	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8844
DRV8844PWPR.B	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8844
DRV8844PWPRG4	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8844
DRV8844PWPRG4.A	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8844
DRV8844PWPRG4.B	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8844

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM


14-Jul-2025




www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8844PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
DRV8844PWPRG4	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8844PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0
DRV8844PWPRG4	HTSSOP	PWP	28	2000	350.0	350.0	43.0

PWP 28

GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4224765/B


PWP0028V



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0028V

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0028V

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司