

Sample &

Buy





DRV8843

ZHCS040D-APRIL 2011-REVISED NOVEMBER 2015

DRV8843 双路 H 桥驱动器

Technical

Documents

特性 1

- 双路 H 桥电机驱动器
 - 单通道/双通道刷式直流
 - 步进
- IN/IN 控制接口
- 可选固定频率电流调节
 - 两位电流控制,支持多达四种电流水平
- 低 MOSFET 导通电阻
 - 最大驱动电流为 2.5A (24V 且 T_A = 25°C 时)
 - 高侧与低侧 R_{DS(ON)} 共 400mΩ(24V 且 T_A = 25°C 时)
- 8.2V 至 45V 宽工作电源电压范围
- 低电流休眠模式
- 内置 3.3V 基准输出
- 耐热增强型表面贴装封装
- 保护 特性
 - 过流保护 (OCP)
 - 热关断 (TSD)
 - 欠压闭锁 (UVLO)
 - 故障条件指示引脚 (nFAULT)

2 应用

- 打印机
- 扫描仪
- 办公自动化设备
- 游戏机
- 工厂自动化
- 机器人

3 说明

与

🥖 Tools &

Software

DRV8843 为打印机、扫描仪和其他自动设备应用提供 集成的双路 H 桥电机驱动器 解决方案。该器件可用于 驱动一个或两个刷式直流电机、一个双极性步进电机或 其它负载。通过一个简单的 PWM 接口即可轻松与控 制器电路相连。

Support &

Community

2.2

输出驱动器块包括配置为 H 桥的 N 沟道功率 MOSFET。DRV8843 可为每个 H 桥提供高达 2.5A 的 峰值电流或 1.75A 的均方根 (RMS) 输出电流(在 24V

TA = 25°C 时提供适当散热功能)。


低功耗睡眠模式可将部分内部电路关断,以实现极低的 静态电流和功耗。可使用一个专用的 nSLEEP 引脚来 设定这个睡眠模式。

该器件内置 以下 保护功能: 过热、过流和欠压。故障 条件通过 nFAULT 引脚指示。

器件信息(1)

器件型号	封装	封装尺寸(标称值)			
DRV8843	HTSSOP (28)	9.70mm x 4.40mm			

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

目录

1 2 3 4	应用 说明	
5	Pin	Configuration and Functions 3
6	Spee	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics6
	6.6	Typical Characteristics
7	Deta	illed Description8
	7.1	Overview
	7.2	Functional Block Diagram8
	7.3	Feature Description9
	7.4	Device Functional Modes 10

4 修订历史记录

Changes from Revision C (August 2013) to Revision D

8	App	lication and Implementation14
	8.1	Application Information 14
	8.2	Typical Application 14
9	Pow	er Supply Recommendations 17
	9.1	Bulk Capacitance 17
	9.2	Power Supply and Logic Sequencing 17
10	Laye	out
	10.1	Layout Guidelines 18
	10.2	Layout Example 18
	10.3	Thermal Considerations 19
11	器件	和文档支持 20
	11.1	
	11.2	社区资源 20
	11.3	商标
	11.4	静电放电警告 20
	11.5	Glossary 20
12	机械	、封装和可订购信息


Texas Instruments

www.ti.com.cn

Page



5 Pin Configuration and Functions



Pin Functions

PIN		I/O ⁽¹⁾	DECODIDITION	EXTERNAL COMPONENTS OR CONNECTIONS		
NAME	NAME PIN		DESCRIPTION			
POWER AND	GROUND	ł		•		
GND	14, 28	-	Device ground			
VMA	4	-	Bridge A power supply	Connect to motor supply (8.2 V to 45 V). Both pins must be		
VMB	11	-	Bridge B power supply	connected to the same supply, bypassed with a 0.1-uF capacitor to GND, and connected to appropriate bulk capacitance.		
V3P3OUT	15	0	3.3-V regulator output	Bypass to GND with a 0.47- μF 6.3-V ceramic capacitor. Can be used to supply VREF.		
CP1	1	IO	Charge pump flying capacitor	Connect a 0.01-μF 50-V capacitor between CP1 and CP2.		
CP2	2	IO	Charge pump flying capacitor			
VCP	3	ю	High-side gate drive voltage	Connect a 0.1- μ F 16-V ceramic capacitor and a 1-M Ω resistor to VM.		
CONTROL						
AIN1	21	I	Bridge A input 1	Logic input controls state of AOUT1. Internal pulldown.		
AIN2	20	I	Bridge A input 2	Logic input controls state of AOUT2. Internal pulldown.		
AIO	24	I		Sets bridge A current: 00 = 100%,		
Al1	25	I	Bridge A current set	01 = 71%, 10 = 38%, 11 = 0 Internal pulldown.		
BIN1	22	I	Bridge B input 1	Logic input controls state of BOUT1. Internal pulldown.		
BIN2	23	I	Bridge B input 2	Logic input controls state of BOUT2. Internal pulldown.		
BI0	26	I		Sets bridge B current: 00 = 100%,		
BI1	27	I	Bridge B current set	01 = 71%, 10 = 38%, 11 = 0 Internal pulldown.		
DECAY	19	I	Decay mode	Low = slow decay, open = mixed decay, high = fast decay Internal pulldown and pullup.		
nRESET	16	I	Reset input	Active-low reset input initializes internal logic and disables the H-bridge outputs. Internal pulldown.		
nSLEEP	17	I	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode. Internal pulldown.		
AVREF	12	I	Bridge A current set reference input	Reference voltage for winding current set. Can be driven		
BVREF	13	I	Bridge B current set reference input	individually with an external DAC for microstepping, or tied to a reference (e.g., V3P3OUT).		
STATUS						
nFAULT	18	OD	Fault	Logic low when in fault condition (overtemp, overcurrent)		

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

DRV8843 ZHCS040D – APRIL 2011– REVISED NOVEMBER 2015 TEXAS INSTRUMENTS

www.ti.com.cn

Pin Functions (continued)

PIN	PIN		DESCRIPTION	EXTERNAL COMPONENTS	
NAME	PIN	I/O ⁽¹⁾	DESCRIPTION	OR CONNECTIONS	
OUTPUT					
ISENA	6	IO	Bridge A ground / Isense	Connect to current sense resistor for bridge A	
ISENB	9	IO	Bridge B ground / Isense	Connect to current sense resistor for bridge B	
AOUT1	5	0	Bridge A output 1	Connect to motor winding A	
AOUT2	7	0	Bridge A output 2	Connect to motor winding A	
BOUT1	10	0	Bridge B output 1	Connect to motor winding D	
BOUT2	8	0	Bridge B output 2	Connect to motor winding B	



Specifications 6

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Power supply voltage range	VMx	-0.3	47	V
Power supply ramp rate	VMx		1	V/µs
Digital pin voltage range		-0.5	7	V
Input voltage	VREF	-0.3	4	V
ISENSEx pin voltage ⁽³⁾		-0.8	0.8	V
Peak motor drive output current, t < 1 μ S		Internall	y limited	А
Continuous motor drive output current ⁽⁴⁾		0	2.5	А
Continuous total power dissipation		See Therma	l Information.	
Operating virtual junction temperature range, T _J		-40	150	°C
Operating ambient temperature range, T _A		-40	85	°C
Storage Temperature, T _{STG}		-60	150	°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values are with respect to network ground terminal.
- Transients of ±1 V for less than 25 ns are acceptable. (3)
- (4) Power dissipation and thermal limits must be observed.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (1)(2)

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _M	Motor power supply voltage range ⁽¹⁾	8.2	45	V
V _{REF}	VREF input voltage ⁽²⁾	1	3.5	V
I _{V3P3}	V3P3OUT load current	0	1	mA
f _{PWM}	Externally applied PWM frequency	0	100	kHz

All V_M pins must be connected to the same supply voltage. (1)

Operational at VREF between 0 V and 1 V, but accuracy is degraded. (2)

Thermal Information 6.4

		DRV8843	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	15.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	5.6	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	5.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report, SPRA953.

ZHCS040D - APRIL 2011 - REVISED NOVEMBER 2015


6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES					
I _{VM}	VM operating supply current	V _M = 24 V, f _{PWM} < 50 kHz		5	8	mA
I _{VMQ}	VM sleep mode supply current	V _M = 24 V		10	20	μA
V _{UVLO}	VM undervoltage lockout voltage	V _M rising		7.8	8.2	V
V3P3OU	T REGULATOR	-				
V _{3P3}	V3P3OUT voltage	IOUT = 0 to 1 mA	3.2	3.3	3.4	V
LOGIC-L	EVEL INPUTS				i.	
VIL	Input low voltage			0.6	0.7	V
VIH	Input high voltage		2.2		5.25	V
V _{HYS}	Input hysteresis		0.3	0.45	0.6	V
IIL	Input low current	VIN = 0	-20		20	μA
I _{IH}	Input high current	VIN = 3.3 V			100	μA
R _{PD}	Internal pulldown resistance			100		kΩ
nFAULT	OUTPUT (OPEN-DRAIN OUTPUT)					
V _{OL}	Output low voltage	I _O = 5 mA			0.5	V
I _{OH}	Output high leakage current	V _O = 3.3 V			1	μA
DECAY I	NPUT				i.	
V _{IL}	Input low threshold voltage	For slow decay (brake) mode	0		0.8	V
V _{IH}	Input high threshold voltage	For fast decay (coast) mode	2			V
I _{IN}	Input current				±40	μA
R _{PU}	Internal pullup resistance (to 3.3 V)			130		kΩ
R _{PD}	Internal pulldown resistance			80		kΩ
H-BRIDG	E FETS					
		$V_{\rm M} = 24 \text{ V}, \text{ I}_{\rm O} = 1 \text{ A}, \text{ T}_{\rm J} = 25^{\circ}\text{C}$		0.2		
Р	HS FET on resistance	$V_{M} = 24 \text{ V}, \text{ I}_{O} = 1 \text{ A}, \text{ T}_{J} = 85^{\circ}\text{C}$		0.25	0.32	Ω
R _{DS(ON)}		$V_{M} = 24 \text{ V}, \text{ I}_{O} = 1 \text{ A}, \text{ T}_{J} = 25^{\circ}\text{C}$		0.2		
	LS FET on resistance	$V_{M} = 24 \text{ V}, \text{ I}_{O} = 1 \text{ A}, \text{ T}_{J} = 85^{\circ}\text{C}$		0.25	0.32	
I _{OFF}	Off-state leakage current		-20		20	μA
MOTOR	DRIVER					
f _{PWM}	Internal current control PWM frequency			50		kHz
t _{BLANK}	Current sense blanking time			3.75		μS
t _R	Rise time		30		200	ns
t _F	Fall time		30		200	ns
PROTEC	TION CIRCUITS					
I _{OCP}	Overcurrent protection trip level		3			А
t _{TSD}	Thermal shutdown temperature	Die temperature	150	160	180	°C
CURREN	IT CONTROL					
I _{REF}	VREF input current	VREF = 3.3 V	-3		3	μA
		xVREF = 3.3 V, 100% current setting	635	660	685	
V _{TRIP}	xISENSE trip voltage	xVREF = 3.3 V, 71% current setting	445	469	492	mV
		xVREF = 3.3 V, 38% current setting	225	251	276	
AISENSE	Current sense amplifier gain	Reference only		5		V/V



6.6 Typical Characteristics



7 Detailed Description

7.1 Overview


The DRV8843 is an integrated motor driver solution for two brushed DC motors or a bipolar stepper motor. The device integrates two power NMOS H-bridges, current sense and regulation circuitry, protection devices, and a digital interface.

A simple PWM interface allows for easy interfacing to an external digital controller and requires minimal resources. The fault indication pin (nFAULT) provides a flag for when the device has entered a fault state.

The current regulation is highly configurable with three modes of operation. Depending on the applications requirements the device can be configured for fast, slow, or mixed decay. Two bit current level control allows the device to switch between four different current levels.

A low-power sleep mode is implemented which allows the system to save power when not driving the motor.

7.2 Functional Block Diagram






7.3 Feature Description

7.3.1 PWM Motor Drivers

The DRV8843 contains two H-bridge motor drivers with current-control PWM circuitry. A block diagram of the motor control circuitry is shown in Figure 5.





NOTE

There are multiple VM pins. All VM pins must be connected together to the motor supply voltage.



7.4 Device Functional Modes

7.4.1 Bridge Control

The AIN1 and AIN2 input pins directly control the state of the AOUT1 and AOUT2 outputs; similarly, the BIN1 and BIN2 input pins directly control the state of the BOUT1 and BOUT2 outputs. Either input can also be used for PWM control of the load. Table 1 shows the logic.

xIN1	xIN2	xOUT1	xOUT2
0	0	Z	Z
0	1	L	Н
1	0	Н	L
1	1	L	L

Table 1. H-Bridge Logic

The inputs can also be used for PWM control of the motor speed. When controlling a winding with PWM, when the drive current is interrupted, the inductive nature of the motor requires that the current must continue to flow. This is called recirculation current. To handle this recirculation current, the H-bridge can operate in two different states, fast decay or slow decay. In fast decay mode, the H-bridge is disabled and recirculation current flows through the body diodes; in slow decay, the motor winding is shorted.


To PWM using fast decay, the PWM signal is applied to one xIN pin while the other is held low; to use slow decay, one xIN pin is held high.

The control inputs have internal pulldown resistors of approximately 100 k Ω .

Table 2. PWM Function

xIN1	xIN2	FUNCTION
PWM	0	Forward PWM, fast decay
1	PWM	Forward PWM, slow decay
0	PWM	Reverse PWM, fast decay
PWM	1	Reverse PWM, slow decay

Figure 6 shows the current paths in different drive and decay modes.







7.4.2 Current Regulation

DRV8843

(1)

The current through the motor windings is regulated by a fixed-frequency PWM current regulation, or current chopping. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding. Once the current hits the current chopping threshold, the bridge disables the current until the beginning of the next PWM cycle.

For stepping motors, current regulation is normally used at all times, and can changing the current can be used to microstep the motor. For DC motors, current regulation is used to limit the start-up and stall current of the motor.

If the current regulation feature is not needed, it can be disabled by connecting the xISENSE pins directly to ground and connecting the xVREF pins to V3P3.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the xVREF pins, and is scaled by a 2-bit DAC that allows current settings of 100%, 71%, 38% of full-scale, plus zero.

The full-scale (100%) chopping current is calculated in Equation 1.

$$CHOP = \frac{V_{REFX}}{5 \times R_{ISENSE}}$$

Example:

I,

If a 0.25- Ω sense resistor is used and the VREFx pin is 2.5 V, the full-scale (100%) chopping current will be 2.5 V / (5 x 0.25 Ω) = 2 A.

Two input pins per H-bridge (xI1 and xI0) are used to scale the current in each bridge as a percentage of the fullscale current set by the VREF input pin and sense resistance. The xI0 and xI1 pins have internal pulldown resistors of approximately 100 k Ω . The function of the pins is shown in Table 3.

xl1	x10	RELATIVE CURRENT (% FULL-SCALE CHOPPING CURRENT)
1	1	0% (Bridge disabled)
1	0	38%
0	1	71%
0	0	100%

Table 3. H-Bridge Pin Functions

NOTE

When both xI bits are 1, the H-bridge is disabled and no current flows.

Example:

If a 0.25- Ω sense resistor is used and the VREF pin is 2.5 V, the chopping current will be 2 A at the 100% setting (xl1, xl0 = 00). At the 71% setting (xl1, xl0 = 01) the current will be 2 A x 0.71 = 1.42 A, and at the 38% setting (xl1, xl0 = 10) the current will be 2 A x 0.38 = 0.76 A. If (xl1, xl0 = 11) the bridge will be disabled and no current will flow.

7.4.3 Decay Mode During Current Chopping

During PWM current chopping, the H-bridge is enabled to drive current through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 7 as case 1. The current flow direction shown indicates the state when the xIN1 pin is high and the xIN2 pin is low.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in Figure 7 as case 2.

TEXAS INSTRUMENTS

www.ti.com.cn

In slow decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 7 as case 3.




Figure 7. Decay Mode

The DRV8843 supports fast decay, slow decay and a mixed decay mode during current chopping. Slow, fast, or mixed decay mode is selected by the state of the DECAY pin - logic low selects slow decay, open selects mixed decay operation, and logic high sets fast decay mode. The DECAY pin has both an internal pullup resistor of approximately 130-k Ω and an internal pulldown resistor of approximately 80-k Ω . This sets the mixed decay mode if the pin is left open or undriven. Note that the DECAY pin sets the decay mode for both H-bridges.

Mixed decay mode begins as fast decay, but at a fixed period of time (75% of the PWM cycle) switches to slow decay mode for the remainder of the fixed PWM period.

7.4.4 Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at 3.75 μ s. Note that the blanking time also sets the minimum on time of the PWM.

7.4.5 nRESET and nSLEEP Operation

The nRESET pin, when driven active low, resets the internal logic. It also disables the H-bridge drivers. All inputs are ignored while nRESET is active.

Driving nSLEEP low will put the device into a low power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped, the V3P3OUT regulator is disabled, and all internal clocks are stopped. In this state all inputs are ignored until nSLEEP returns inactive high. When returning from sleep mode, some time (approximately 1 ms) needs to pass before the motor driver becomes fully operational. Note that nRESET and nSLEEP have internal pulldown resistors of approximately 100 k Ω . These signals need to be driven to logic high for device operation.



7.4.6 Protection Circuits

The DRV8843 is fully protected against undervoltage, overcurrent and overtemperature events.

7.4.6.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. The device will remain disabled until either nRESET pin is applied, or VM is removed and re-applied.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Note that overcurrent protection does not use the current sense circuitry used for PWM current control, and is independent of the I_{SENSE} resistor value or VREF voltage.

7.4.6.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume.

7.4.6.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled and internal logic will be reset. Operation will resume when V_M rises above the UVLO threshold.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8843 can be used to control a bipolar stepper motor. The PWM interface controls the outputs and current control can be implemented with the internal current regulation circuitry. Detailed fault reporting is provided with the internal protection circuits and nFAULT pin.

8.2 Typical Application




Figure 8. Typical Application Schematic

8.2.1 Design Requirements

Specific parameters for designing a dual brushed DC motor drive system.

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE					
Supply Voltage	VM	24 V					
Motor Winding Resistance	RL	3.9 Ω					
Motor Winding Inductance	١L	2.9 mH					
Sense Resistor Value	R _{SENSE}	200 mΩ					
Target Full-Scale Current	I _{FS}	1.25 A					

Table 4. Design Parameters



8.2.2 Detailed Design Procedure

8.2.2.1 Current Regulation

In a stepper motor, the set full-scale current (I_{FS}) is the maximum current driven through either winding. This quantity depends on the xVREF analog voltage and the sense resistor value (R_{SENSE}). During stepping, I_{FS} defines the current chopping threshold (I_{TRIP}) for the maximum current step. The gain of DRV8843 is set for 5 V/V.

$$I_{FS}(A) = \frac{xVREF(V)}{A_v \times R_{SENSE}(\Omega)} = \frac{xVREF(V)}{5 \times R_{SENSE}(\Omega)}$$
(2)

To achieve I_{FS} = 1.25 A with R_{SENSE} of 0.2 Ω , xVREF should be 1.25 V.

8.2.2.2 Decay Modes

The DRV8843 supports three different decay modes: slow decay, fast decay, and mixed decay. The current through the motor windings is regulated using a fixed-frequency PWM scheme. This means that after any drive phase, when a motor winding current has hit the current chopping threshold (I_{TRIP}), the DRV8843 will place the winding in one of the three decay modes until the PWM cycle has expired. Afterward, a new drive phase starts.

The blanking time, t_{BLANK} , defines the minimum drive time for the current chopping. I_{TRIP} is ignored during t_{BLANK} , so the winding current may overshoot the trip level.

8.2.2.3 Sense Resistor

For optimal performance, it is important for the sense resistor to be:

- Surface-mount
- Low inductance
- Rated for high enough power
- Placed closely to the motor driver

The power dissipated by the sense resistor equals $Irms^2 \times R$. For example, if the rms motor current is 2-A and a 100-m Ω sense resistor is used, the resistor will dissipate 2 A ² × 0.1 Ω = 0.4 W. The power quickly increases with greater current levels.

Resistors typically have a rated power within some ambient temperature range, along with a de-rated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin should be added. It is always best to measure the actual sense resistor temperature in a final system, along with the power MOSFETs, as those are often the hottest components.

Because power resistors are larger and more expensive than standard resistors, it is common practice to use multiple standard resistors in parallel, between the sense node and ground. This distributes the current and heat dissipation.




DRV8843

ZHCS040D - APRIL 2011 - REVISED NOVEMBER 2015

www.ti.com.cn

8.2.3 Application Curves





9 Power Supply Recommendations

The DRV8843 is designed to operate from an input voltage supply (VMx) range between 8.2 and 45 V. Two 0.1-µF ceramic capacitors rated for VMx must be placed as close as possible to the VMA and VMB pins respectively (one on each pin). In addition to the local decoupling caps, additional bulk capacitance is required and must be sized accordingly to the application requirements.

9.1 Bulk Capacitance

Bulk capacitance sizing is an important factor in motor drive system design. It is dependent on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor startup current
- Motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. You should size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet generally provides a recommended value but system level testing is required to determine the appropriate sized bulk capacitor.




Figure 11. Setup of Motor Drive System With External Power Supply

9.2 Power Supply and Logic Sequencing

There is no specific sequence for powering-up the DRV8843. It is okay for digital input signals to be present before VMx is applied. After VMx is applied to the device, it begins operation based on the status of the control pins.

TEXAS INSTRUMENTS

10 Layout

10.1 Layout Guidelines


The VMA and VMB pins should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of $0.1-\mu$ F rated for VMx. This capacitor should be placed as close to the VMA and VMB pins as possible with a thick trace or ground plane connection to the device GND pin.

The VMA and VMB pins must be bypassed to ground using an appropriate bulk capacitor. This component may be an electrolytic and should be located close to the DRV8843.

A low-ESR ceramic capacitor must be placed in between the CPL and CPH pins. TI recommends a value of $0.01-\mu$ F rated for VMx. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed in between the VMA and VCP pins. TI recommends a value of 0.1- μ F rated for 16 V. Place this component as close to the pins as possible. Also, place a 1-M Ω resistor between VCP and VMA.

Bypass V3P3 to ground with a ceramic capacitor rated 6.3 V. Place this bypass capacitor as close to the pin as possible



10.2 Layout Example

Figure 12. DRV8843 Layout Example



10.3 Thermal Considerations

10.3.1 Thermal Protection

The DRV8843 has thermal shutdown (TSD) as described in *Thermal Shutdown (TSD)*. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

10.3.2 Power Dissipation

Power dissipation in the DRV8843 is dominated by the power dissipated in the output FET resistance, or RDS(ON). Average power dissipation of each H-bridge when running a DC motor can be roughly estimated by Equation 3.

$$\mathsf{P} = 2 \times \mathsf{R}_{\mathsf{DS}(\mathsf{ON})} \times \left(\mathsf{I}_{\mathsf{OUT}}\right)^2$$

where

- P is the power dissipation of one H-bridge
- R_{DS(ON)} is the resistance of each FET
- I_{OUT} is the RMS output current being applied to each winding

(3)

 I_{OUT} is equal to the average current drawn by the DC motor. Note that at start-up and fault conditions this current is much higher than normal running current; these peak currents and their duration also need to be taken into consideration. The factor of 2 comes from the fact that at any instant two FETs are conducting winding current (one high-side and one low-side).

The total device dissipation will be the power dissipated in each of the two H-bridges added together.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

NOTE

 $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

10.3.3 Heatsinking

The PowerPAD[™] package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report *PowerPAD[™]* Thermally Enhanced *Package*, SLMA002, and TI application brief *PowerPAD[™]* Made Easy, SLMA004, available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.

Texas Instruments

www.ti.com.cn

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

相关文档请参见以下部分:

- ™《PowerPAD 耐热增强型封装》, SLMA002
- ™《PowerPAD 速成》, SLMA004

11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 商标

PowerPAD, E2E are trademarks of Texas Instruments. PowerPAD, are trademarks of ~ Texas Instruments. All other trademarks are the property of their respective owners.

11.4 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损
伤。

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DRV8843PWP	Obsolete	Production	HTSSOP (PWP) 28	-	-	Call TI	Call TI	-40 to 85	DRV8843
DRV8843PWPR	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8843
DRV8843PWPR.A	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8843
DRV8843PWPR.B	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8843
DRV8843PWPRG4	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8843
DRV8843PWPRG4.A	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8843
DRV8843PWPRG4.B	Active	Production	HTSSOP (PWP) 28	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8843

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

14-Jul-2025




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8843PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
DRV8843PWPRG4	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

15-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8843PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0
DRV8843PWPRG4	HTSSOP	PWP	28	2000	350.0	350.0	43.0

PWP 28


GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4224765/B


PWP0028C



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0028C

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0028C

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司