

# 双路低电压 H 桥集成电路 (IC)

查询样片: DRV8835

# 特性

- 双 H 桥电机驱动器
  - 能够驱动两个直流电机或者一个步进电机
  - 低金属氧化物半导体场效应晶体管 (MOSFET) 导通电阻:
    - 高侧 + 低侧 (HS + LS) 305mΩ
- 每个 H 桥 1.5A 的最大驱动电流
- 两桥并联可实现 3A 的驱动电流
- 单独的电机和逻辑电源引脚:
  - 0V 至 11V 电机运行电源电压范围
  - 2V 至 7V 逻辑电源电压范围
- 独立的逻辑和电机电源引脚
- 灵活的脉宽调制 (PWM) 或者相位/使能接口
- 具有 95nA 最大电源电流的低功耗睡眠模式
- 极小型 2mm x 3mm 晶圆级小外形尺寸无引线 (WSON) 封装

## 应用范围

- 由电池供电的设备:
  - 摄像机
  - 数字单镜头反光 (DSLR) 镜头
  - 消费类产品
  - 玩具
  - 机器人技术
  - 医疗设备

# 说明

DRV8835 为摄像机、消费类产品、玩具、和其它低电压或者电池供电的运动控制类应用提供了一个集成的电机驱动器解决方案。 此器件有两个 H 桥驱动器,并且能够驱动两个直流电机或者一个步进电机,以及其它诸如螺线管的器件。 每个输出驱动器功能块包括配置为 H 桥的 N 通道功率 MOSFET 以驱动电机绕组。 一个内部电荷泵生成所需的栅极驱动电压。

DRV8835 的每个 H 桥能够提供高达 1.5A 的输出电流。 它在  $0V \subseteq 11V$  的电机电源电压范围,以及  $2V \subseteq 7V$  的器件电源电压范围内运行。

可选择的相位/使能和 IN/IN 接口与工业标准器件兼容。

内部关断功能支持过流保护、短路保护、欠压锁定以及过温保护。

DRV8835 采用具有 PowerPAD™ 的极小型 12 引脚 WSON 封装(环保型:符合 RoHS 标准且不含 Sb/Br)。

#### ORDERING INFORMATION(1)

PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PowerPAD™ (WSON) - DSS	Reel of 3000	DRV8835DSSR	835

<sup>(1)</sup> For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **DEVICE INFORMATION**

# **Functional Block Diagram**






# **Table 1. TERMINAL FUNCTIONS**

NAME	PIN	I/O <sup>(1)</sup>	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AND GR	ROUND	I.		
GND	6	-	Device ground	
VM	1	-	Motor supply	Bypass to GND with a 0.1-μF (minimum) ceramic capacitor.
VCC	12	-	Device supply	Bypass to GND with a 0.1-μF (minimum) ceramic capacitor.
CONTROL				
MODE	11	I	Input mode select	Logic low selects IN/IN mode. Logic high selects PH/EN mode. Internal pulldown resistor.
AIN1/APHASE	10	I	Bridge A input 1/PHASE input	IN/IN mode: Logic high sets AOUT1 high. PH/EN mode: Sets direction of H-bridge A. Internal pulldown resistor.
AIN2/AENBL	9	I	Bridge A input 2/ENABLE input	IN/IN mode: Logic high sets AOUT2 high. PH/EN mode: Logic high enables H-bridge A. Internal pulldown resistor.
BIN1/BPHASE	8	I	Bridge B input 1/PHASE input	IN/IN mode: Logic high sets BOUT1 high. PH/EN mode: Sets direction of H-bridge B. Internal pulldown resistor.
BIN2/BENBL	7	I	Bridge B input 2/ENABLE input	IN/IN mode: Logic high sets BOUT2 high. PH/EN mode: Logic high enables H-bridge B. Internal pulldown resistor.
OUTPUT				
AOUT1	2	0	Bridge A output 1	Connect to motor winding A
AOUT2	3	0	Bridge A output 2	Connect to motor winding A
BOUT1	4	0	Bridge B output 1	Connect to motor winding R
BOUT2	5	0	Bridge B output 2	Connect to motor winding B

<sup>(1)</sup> Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

#### DSS PACKAGE (TOP VIEW)





# **ABSOLUTE MAXIMUM RATINGS**(1)(2)

		VALUE	UNIT
VM	Power supply voltage range	-0.3 to 12	V
VCC	Power supply voltage range	-0.3 to 7	V
	Digital input pin voltage range	-0.5 to VCC + 0.5	V
	Peak motor drive output current	Internally limited	Α
	Continuous motor drive output current per H-bridge <sup>(3)</sup>	1.5	Α
TJ	Operating junction temperature range	-40 to 150	°C
T <sub>stg</sub>	Storage temperature range	-60 to 150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Power dissipation and thermal limits must be observed.

#### THERMAL INFORMATION

		DRV8835	
	THERMAL METRIC	DSS	UNITS
		12 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (1)	50.4	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(2)</sup>	58	
$\theta_{JB}$	Junction-to-board thermal resistance (3)	19.9	90044
ΨЈТ	Junction-to-top characterization parameter <sup>(4)</sup>	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(5)</sup>	20	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (6)	6.9	

- (1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (5) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

### RECOMMENDED OPERATING CONDITIONS

 $T_A = 25$ °C (unless otherwise noted)

	,			
		MIN	NOM MAX	UNIT
V <sub>CC</sub>	Device power supply voltage range	2	7	V
V <sub>M</sub>	Motor power supply voltage range	0	11	V
I <sub>OUT</sub>	H-bridge output current <sup>(1)</sup>	0	1.5	Α
f <sub>PWM</sub>	Externally applied PWM frequency	0	250	kHz
V <sub>IN</sub>	Logic level input voltage	0	V <sub>CC</sub>	V

(1) Power dissipation and thermal limits must be observed.



# **ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C,  $V_M = 5$  V,  $V_{CC} = 3$  V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLY					
	VAA on anotic or assembly assembly	No PWM, no load		85	200	μΑ
I <sub>∨M</sub>	VM operating supply current	50 kHz PWM, no load		650	2000	μΑ
	VM close mode cumply current	$V_M = 2 \text{ V}, V_{CC} = 0 \text{ V}, \text{ all inputs } 0 \text{ V}$		5		<b>~</b> Λ
$I_{VMQ}$	VM sleep mode supply current	$V_M = 5 \text{ V}, V_{CC} = 0 \text{ V}, \text{ all inputs } 0 \text{ V}$		10	95	nA
I <sub>VCC</sub>	VCC operating supply current			450	2000	μΑ
V <sub>UVLO</sub>	VCC undervoltage lockout	V <sub>CC</sub> rising			2	V
	voltage	V <sub>CC</sub> falling			1.9	V
LOGIC-LE	EVEL INPUTS					
V <sub>IL</sub>	Input low voltage				0.3 x V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage		0.5 x V <sub>CC</sub>			V
I <sub>IL</sub>	Input low current	$V_{IN} = 0$	-5		5	μΑ
I <sub>IH</sub>	Input high current	V <sub>IN</sub> = 3.3 V			50	μΑ
R <sub>PD</sub>	Pulldown resistance			100		kΩ
H-BRIDG	E FETS					
D	LIC . L C FFT on modiations	$V_{CC} = 3 \text{ V}, V_{M} = 3 \text{ V}, I_{O} = 800 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		370	420	0
R <sub>DS(ON)</sub>	HS + LS FET on resistance	$V_{CC} = 5 \text{ V}, V_{M} = 5 \text{ V}, I_{O} = 800 \text{ mA}, $ $T_{J} = 25^{\circ}\text{C}$		305	355	mΩ
I <sub>OFF</sub>	Off-state leakage current				±200	nA
PROTECT	TION CIRCUITS					
I <sub>OCP</sub>	Overcurrent protection trip level		1.6		3.5	Α
t <sub>DEG</sub>	Overcurrent deglitch time			1		μs
t <sub>OCR</sub>	Overcurrent protection retry time			1		ms
t <sub>DEAD</sub>	Output dead time			100		ns
t <sub>TSD</sub>	Thermal shutdown temperature	Die temperature	150	160	180	°C




# **TIMING REQUIREMENTS**

 $T_{A}=25^{\circ}C,~V_{M}=5$  V,  $V_{CC}=3$  V,  $R_{L}=20~\Omega$ 

NO.	PARAMETER	CONDITIONS	MIN MAX	UNIT
1	t <sub>1</sub>	Delay time, xPHASE high to xOUT1 low	300	ns
2	t <sub>2</sub>	Delay time, xPHASE high to xOUT2 high	200	ns
3	t <sub>3</sub>	Delay time, xPHASE low to xOUT1 high	200	ns
4	t <sub>4</sub>	Delay time, xPHASE low to xOUT2 low	300	ns
5	t <sub>5</sub>	Delay time, xENBL high to xOUTx high	200	ns
6	t <sub>6</sub>	Delay time, xENBL high to xOUTx low	300	ns
7	t <sub>7</sub>	Output enable time	300	ns
8	t <sub>8</sub>	Output disable time	300	ns
9	t <sub>9</sub>	Delay time, xINx high to xOUTx high	160	ns
10	t <sub>10</sub>	Delay time, xINx low to xOUTx low	160	ns
11	t <sub>R</sub>	Output rise time	30 188	ns
12	t <sub>F</sub>	Output fall time	30 188	ns





80% OUTx



#### **FUNCTIONAL DESCRIPTION**

# **Bridge Control**

Two control modes are available in the DRV8835: IN/IN mode, and PHASE/ENABLE mode. IN/IN mode is selected if the MODE pin is driven low or left unconnected; PHASE/ENABLE mode is selected if the MODE pin is driven to logic high. The following tables show the logic for these modes.

Table 2. IN/IN MODE

MODE	xIN1	xIN2	xOUT1	xOUT2	FUNCTION (DC MOTOR)
0	0	0	Z	Z	Coast
0	0	1	L	Н	Reverse
0	1	0	Н	L	Forward
0	1	1	L	L	Brake

Table 3. PHASE/ENABLE MODE

MODE	xENABLE	xPHASE	xOUT1	xOUT2	FUNCTION (DC MOTOR)
1	0	X	L	L	Brake
1	1	1	L	Н	Reverse
1	1	0	Н	L	Forward

# Sleep Mode

If the VCC pin is brought to 0 volts, the DRV8835 will enter a low-power sleep mode. In this state all unnecessary internal circuitry is powered down. For minimum supply current, all inputs should be low (0 V) during sleep mode.

# **Power Supplies and Input Pins**

There is a weak pulldown resistor (approximately 100 kΩ) to ground on the input pins.

VCC and VM may be applied and removed in any order. When VCC is removed, the device will enter a low power state and draw very little current from VM. The input pins should be kept at 0 V during sleep mode to minimize current draw.

The VM voltage supply does not have any undervoltage lockout protection (UVLO), so as long as VCC > 1.8 V, the internal device logic will remain active. This means that the VM pin voltage may drop to 0 V, however, the load may not be sufficiently driven at low VM voltages.

## **Protection Circuits**

The DRV8835 is fully protected against undervoltage, overcurrent and overtemperature events.

#### **Overcurrent Protection (OCP)**

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled. After approximately 1 ms, the bridge will be re-enabled automatically.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown.

#### Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled . Once the die temperature has fallen to a safe level operation will automatically resume.



# **Undervoltage Lockout (UVLO)**

If at any time the voltage on the VCC pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and internal logic will be reset. Operation will resume when VCC rises above the UVLO threshold.



## **APPLICATIONS INFORMATION**

## **Parallel Mode**

The two H-bridges in the DRV8835 can be connected in parallel for double the current of a single H-bridge. The drawing below shows the connections.




Figure 1. Parallel Mode Connections



#### THERMAL INFORMATION

### **Thermal Protection**

The DRV8835 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

# **Power Dissipation**

Power dissipation in the DRV8835 is dominated by the power dissipated in the output FET resistance, or RDS(ON). Average power dissipation when running both H-bridges can be roughly estimated by:

$$P_{TOT} = 2 \times R_{DS(ON)} \times (I_{OUT(RMS)})^2$$
(1)

Where  $P_{TOT}$  is the total power dissipation,  $R_{DS(ON)}$  is the resistance of the HS plus LS FETs, and  $I_{OUT(RMS)}$  is the RMS output current being applied to each winding.  $I_{OUT(RMS)}$  is equal to the approximately 0.7x the full-scale output current setting. The factor of 2 comes from the fact that there are two H-bridges.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that  $R_{DS(ON)}$  increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

### Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, " PowerPAD™ Thermally Enhanced Package" and TI application brief SLMA004, " PowerPAD™ Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.





# 修订历史记录

Cł	hanges from Revision C (September 2013) to Revision D	Page
•	Changed 特性着重号	1
	Changed 说明部分中的电机电源电压范围	
•	Changed Motor power supply voltage range in RECOMMENDED OPERATING CONDITIONS	4
•	Added t <sub>OCR</sub> and t <sub>DEAD</sub> parameters to ELECTRICAL CHARACTERISTICS	5
•	Added paragraph to Power Supplies and Input Pins section	7

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DRV8835DSSR	Active	Production	WSON (DSS)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	835
DRV8835DSSR.B	Active	Production	WSON (DSS)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	835
DRV8835DSSRG4	Active	Production	WSON (DSS)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	835
DRV8835DSSRG4.B	Active	Production	WSON (DSS)   12	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	835

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8835DSSR	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
DRV8835DSSRG4	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 18-Jun-2025



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8835DSSR	WSON	DSS	12	3000	182.0	182.0	20.0
DRV8835DSSRG4	WSON	DSS	12	3000	182.0	182.0	20.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209244/D





PLASTIC SMALL OUTLINE - NO LEAD



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown. It is recommended that vias located under solder paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月