

DRV8818A 35V, 2.5A Stepper Motor Driver with 1/8 Microstepping, STEP/DIR Interface and Smart Tune Technology

1 Features

- Stepper motor driver
 - Simple STEP/DIR interface
 - Up to 1/8 microstepping indexer
 - Programmable mixed decay, blanking, and off time
- 8V to 35V operating supply voltage range
- · Smart tune, slow, fast, and mixed decay options
- High current capacity: 2.5A full-scale, 1.8A RMS
- Low R_{DS(ON)}: 310mΩ HS + LS at 24V, 25°C
- Separate logic supply voltage (VCC)
- · Pin-to-pin compatible with
 - DRV8818: 35V, 370mΩ HS+LS
 - DRV8811: 38V, 1000mΩ HS+LS
- Thermally-enhanced surface mount package
- · Protection features
 - VM Undervoltage Lockout (UVLO)
 - Overcurrent Protection (OCP)
 - Thermal Shutdown (TSD)
 - Indexer zero position output (HOMEn)

2 Applications

- Multifunction Printers
- Textile Machinery, Sewing Machines
- Factory Automation
- Robotics
- In-Vitro Diagnostics
- · IP or Pan/Tilt Network Cameras

3 Description

The DRV8818A provides an integrated stepper motor driver for printers, scanners, and other automated equipment applications. The device has two H-bridge drivers and microstepping indexer logic to control a stepper motor.

The output driver block for each consists of N-channel power MOSFETs configured as full H-bridges to drive the motor windings.

A simple STEP/DIR interface allows controller circuits to be easily interfaced. The mode pins allow for configuration of the motor in full-step, half-step, quarter-step, or eighth-step modes. Decay mode and PWM off time are programmable.


Internal shutdown functions are provided for over current protection, short circuit protection, undervoltage lockout and overtemperature.

The DRV8818A is packaged in a 28-pin HTSSOP package with PowerPAD $^{\text{TM}}$.

Device Information

PART	PACKAGE ⁽¹⁾	PACKAGE	BODY SIZE
NUMBER		SIZE ⁽²⁾	(NOM)
DRV8818A	HTSSOP (28)	9.70mm × 6.04mm	9.70mm × 4.40mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features	1	6.3 Feature Description	12
2 Applications	1	6.4 Device Functional Modes	19
3 Description	1	7 Application and Implementation	20
4 Pin Configuration and Functions	3	7.1 Application Information	20
5 Specifications	5	7.2 Typical Application	
5.1 Absolute Maximum Ratings	5	7.3 Power Supply Recommendations	
5.2 ESD Ratings		7.4 Layout	
5.3 Recommended Operating Conditions		8 Device and Documentation Support	
5.4 Thermal Information		8.1 Receiving Notification of Documentation Updates	27
5.5 Electrical Characteristics	6	8.2 Support Resources	27
5.6 Timing Requirements	8	8.3 Trademarks	
5.7 Typical Characteristics		8.4 Electrostatic Discharge Caution	27
6 Detailed Description		8.5 Glossary	27
6.1 Overview	10	8.6 Documentation Support	27
6.2 Functional Block Diagram		• •	



4 Pin Configuration and Functions




Figure 4-1. PWP Package, 28-Pin HTSSOP, Top View

Table 4-1. Pin Functions

PIN		TVD=(1)		PERCEINTION
NAME	NO.	TYPE ⁽¹⁾		DESCRIPTION
POWER AND	GROUNI)		
CP1	23	Ю	Charge pump flying capacitor	Connect a 0.22µF capacitor between CP1 and CP2.
CP2	24	Ю	Charge pump flying capacitor	Connect a 0.22µF capacitor between CP1 and CP2.
GND	7, 21	_	Device ground	
VCC	10	_	Logic supply voltage	Connect to 3V to 5V logic supply. Bypass to GND with a 0.1µF ceramic capacitor.
VCP	22	Ю	High-side gate drive voltage	Connect a 0.22µF ceramic capacitor to V _M .
VGD	20	Ю	Low-side gate drive voltage	Bypass to GND with a 0.22µF ceramic capacitor.
VMA	28	_	Bridge A power supply	Connect to motor supply (8V to 35V). Both VMA and VMB must be connected to
VMB	15	_	Bridge B power supply	same supply.
CONTROL	•			
DECAY	5	I	Decay mode select	Voltage applied sets decay mode - see motor driver description for details. Bypass to GND with a 0.1µF ceramic capacitor. Weak internal pulldown.
DIR	3	I	Direction input	Level sets the direction of stepping. Weak internal pulldown.
ENABLEn	26	I	Enable input	Logic high to disable device outputs, logic low to enable outputs. Weak internal pullup to VCC.
ISENA	1	_	Bridge A ground / Isense	Connect to current sense resistor for bridge A
ISENB	14	_	Bridge B ground / Isense	Connect to current sense resistor for bridge B
RCA	6	I	Bridge A blanking and off time adjust	Connect a parallel resistor and capacitor to GND - see motor driver description for details.
RCB	9	I	Bridge B blanking and off time adjust	Connect a parallel resistor and capacitor to GND - see motor driver description for details.
RESETn	17	I	Reset input	Active-low reset input initializes the indexer logic and disables the H-bridge outputs. Weak internal pullup to VCC.
SLEEPn	27	I	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode. Weak internal pulldown.
SRn	16	I	Sync. Rect. enable input	Active-low. When low, synchronous rectification is enabled. Weak internal pulldown.
STEP	19	1	Step input	Rising edge causes the indexer to move one step. Weak internal pulldown.
USM0	13	I	Microstep mode 0	USM0 and USM1 set the step mode - full step, half step, quarter step, or eight microsteps/step. Weak internal pulldown.
USM1	12	I	Microstep mode 1	USM0 and USM1 set the step mode - full step, half step, quarter step, or eight microsteps/step. Weak internal pulldown.
VREF	8	I	Current set reference input	Reference voltage for winding current set



Table 4-1. Pin Functions (continued)

	, ,					
PIN		TYPE ⁽¹⁾		DESCRIPTION		
NAME	NO.	I I I E C		DESCRIFTION		
OUTPUTS						
AOUT1	4	0	Bridge A output 1	Connect to bipolar stepper motor winding		
AOUT2	25	0	Bridge A output 2	Positive current is AOUT1 → AOUT2		
BOUT1	11	0	Bridge B output 1	Connect to bipolar stepper motor winding		
BOUT2	18	0	Bridge B output 2	Positive current is BOUT1 → BOUT2		
HOMEn	2	0	Home position	Logic low when at home state of step table, logic high at other states		

(1) Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input/output



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). (1) (2) (3)

			MIN	MAX	UNIT
Power supply voltage	V _M		-0.3	35	V
Power Supply Voltage	V _{CC}		-0.3	7	V
Digital pin voltage			-0.5	7	V
Input Voltage	V_{REF}		0	V _{CC}	V
Pin Voltage	ISENSEx (4)		-0.875	0.875	V
Peak motor drive output current	I _{O(peak)}		Internally Lim	ited	Α
Continuous total power dissipation	P_{D}	S	See Thermal Information		V
Junction temperature, T _J			-40 150		°C
Storage temperature, T _{stg}			-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to network ground terminal.
- (3) Power dissipation and thermal limits must be observed.
- (4) Transients of ±1V for less than 25ns are acceptable.

5.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±4000	V
\/(EQD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V_{VM}	Power supply voltage range	8		35	V
V _{CC}	Logic power supply voltage	3		5.5	V
V _{REF}	Reference voltage (VREF)	0		V _{CC}	V
R _X	R _X resistance value	12	56	100	kΩ
C _X	C _X capacitance value	470	680	1500	pF

5.4 Thermal Information

		DRV8818A	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30.7	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	21.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	11.3	°C/W



	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		28 PINS	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

Typical values are at T_A = 25°C. All limits are over recommended operating conditions, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	JPPLIES					
I _{VM}	VM operating supply current	V _M = 35V, f _{PWM} < 50kHz		7	10	mA
I _{VCC}	V _{CC} operating supply current	f _{PWM} < 50kHz		0.4	4	mA
I _{VMQ}	V _M sleep mode supply current	V _M = 35V		3	20	μA
I _{VCCQ}	V _{CC} sleep mode supply current			0.5	20	μΑ
\ /	V _M undervoltage lockout voltage	V _M rising		6.7	7.5	V
V_{UVLO}	V _{CC} undervoltage lockout voltage	V _{CC} rising		2.75	2.95	V
VREF INPL	IT/CURRENT CONTROL ACCURACY				<u> </u>	
I _{REF}	VREF input current	VREF = 3.3V	-3		3	μA
A.I.	Characia a sumant assumant	VREF = 2.0V, 70% to 100% current	-5		5	0/
ΔI _{CHOP}	Chopping current accuracy	VREF = 2.0V, 20% to 56% current	-10		10	%
LOGIC-LEV	/EL INPUTS					
V _{IL}	Input low voltage				0.3 × V _{CC}	V
V _{IH}	Input high voltage		0.7 × V _{CC}			V
V _{HYS}	Input hysteresis			300		mV
I _{IL}	Input low current	$V_{IN} = 0.3 \times V_{CC}$	-20		20	μA
I _{IH}	Input high current	V _{IN} = 0.7 × V _{CC} , all CONTROL pins except SLEEPn	-20		20	μA
I _{IH_SLEEPn}	Input high current on SLEEPn pin	V _{IN} = 0.7 × V _{CC} , SLEEPn pin	-60		60	μA
R _{PU}	Pullup resistance	ENABLEn, RESETn		1		ΜΩ
R _{PD}	Pulldown resistance	DIR, STEP, USM1, USM0, SRn		1		ΜΩ
R _{PD_SLEEPn}	Pulldown resistance on SLEEPn pin	SLEEPn		100		kΩ
HOMEn OL	JTPUT				-	
V _{OL}	Output low voltage	Ι _Ο = 200μΑ			0.3 × V _{CC}	V
V _{OH}	Output high voltage	Ι _Ο = -200μΑ	0.7 × V _{CC}			V
DECAY INF	TUT				•	
V _{IL}	Input low threshold voltage	For fast decay mode	0.2	1 × V _{CC}		V
V _{IH}	Input high threshold voltage	For slow decay mode	0.	6 × V _{CC}		V
H-BRIDGE	FETS					
		T _A = 25°C, V _{VM} = 24V, I _O = 2.5A		180	300	
R _{DS(onH)}	High-side MOSFET on resistance	T _A = 85°C, V _{VM} = 24V, I _O = 2.5A		220		mΩ
		T _A = 150°C, V _{VM} = 24V, I _O = 2.5A		280		
		T _A = 25°C, V _{VM} = 24V, I _O = 2.5A		130	210	
R _{DS(onL)}	Low-side MOSFET on resistance	T _A = 85°C, V _{VM} = 24V, I _O = 2.5A		160		mΩ
. ,		T _A = 150°C, V _{VM} = 24V, I _O = 2.5A		190		
I _{LEAK}	Output leakage current to ground in Disable mode	V _{VM} = 35V, OUTx = GND			4400	μA

Submit Document Feedback



Typical values are at T_A = 25°C. All limits are over recommended operating conditions, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PWM off-time	$Rx = 56k\Omega$, $Cx = 680pF$	31	40	49	μs
t _{OFF}	PWM off-time in Smart Tune	RCA = GND, RCB = GND		32		110
	Dynamic Decay mode	RCA = GND, RCB = High-Z		16		μs
t _{BLANK}	Pulse duration, STEP high	$Rx = 56k\Omega$, $Cx = 680pF$	800	1000	1300	ns
t _{DT}	Dead time	SRN = 0	50	475	800	ns
t _R	Rise time		10		80	ns
t _F	Fall time		10		80	ns
PROTEC	TION CIRCUITS	·				
T _{TSD}	Thermal shutdown temperature	Die temperature	150	160	180	°C
I _{OCP}	OCP protection level		3.5			Α
t _{OCP}	OCP deglitch time			1.5		μs
t _{RETRY}	OCP retry time			800		μs



5.6 Timing Requirements

		MIN	MAX	UNIT
f_{STEP}	Step frequency		500	kHz
t _{WH(STEP)}	Pulse duration, STEP high	1		μs
t _{WL(STEP)}	Pulse duration, STEP low	1		μs
t _{SU(STEP)}	Setup time, command before STEP rising	200		ns
t _{H(STEP)}	Hold time, command after STEP rising	264		ns
t _{WAKE}	Wakeup time, SLEEPn inactive high to STEP input accepted		1	ms
t _{SLEEP}	Sleep time, SLEEPn active low to outputs disabled		5	μs
t _{ENABLE}	Enable time, ENABLEn inactive high to outputs enabled		20	μs
t _{DISABLE}	Disable time, ENABLEn active low to outputs disabled		20	μs
t _{RESETR}	Reset release time, RESETn inactive high to outputs enabled		80	μs
t _{RESET}	Reset time, RESETn active low to outputs disabled		7	μs





Figure 5-1. Timing Diagram

Submit Document Feedback



5.7 Typical Characteristics





6 Detailed Description

6.1 Overview

The DRV8818A is a highly configurable, integrated motor driver for bipolar stepper motors. The device integrates two H-bridges, current sense and regulation circuitry, and a microstepping indexer. The DRV8818A can be powered with a supply voltage between 8V and 35V and is capable of providing an output current of up to 2.5A full-scale.

A simple STEP/DIR interface allows for easy interfacing with the controller. The internal indexer can execute high-accuracy microstepping without requiring the controller to manage the current regulation loop.


The current regulation is highly configurable with four decay modes of operation that can be selected depending on the application requirements: Fast Decay, Slow Decay, Mixed Decay, and Smart Tune Dynamic Decay. The DRV8818A also provides configurable mixed decay, blanking, and off time to adjust to a wide range of motors.

A low-power sleep mode is incorporated which allows for minimal power consumption when the system is idle.

Submit Document Feedback



6.2 Functional Block Diagram





6.3 Feature Description

6.3.1 PWM H-Bridge Drivers

DRV8818A contains two H-bridge motor drivers with current-control PWM circuitry, and a microstepping indexer. A block diagram of the motor control circuitry is shown below.




Figure 6-1. Motor Control Circuitry

Submit Document Feedback



6.3.2 Current Regulation

The PWM chopping current is set by a comparator, which compares the voltage across a current sense resistor, multiplied by a factor of 8, with a reference voltage. The reference voltage is input from the VREF pin. The full-scale (100%) chopping current is calculated as follows:

$$I_{CHOP} (A) = \frac{V_{VREF} (V)}{8 \times R_{SENSE} (\Omega)}$$
(1)

Example:

If a 0.22Ω sense resistor is used and the VREFx pin is 3.3V, the full-scale (100%) chopping current is $3.3V / (8 \times 0.22\Omega) = 1.875A$.

The reference voltage is also scaled by an internal DAC that allows torque control for fractional stepping of a bipolar stepper motor, as described in the *Section 6.3.4* section.

When a winding is activated, the current through the winding rises until the chopping current threshold described above is reached, then the current is switched off for a fixed off time. The off time is determined by the values of a resistor and capacitor connected to the RCA (for bridge A) and RCB (for bridge B) pins. The off time is approximated by:

$$t_{OFF} (\mu s) = R (\Omega) \times C (nF)$$
(2)

To avoid falsely tripping on transient currents when the winding is first activated, a blanking period is used immediately after turning on the FETs, during which the state of the current sense comparator is ignored. The blanking time is determined by the value of the capacitor connected to the RCx pin and is approximated by:

$$t_{BLANK} (ns) = 1400 (\Omega) \times C (nF)$$
(3)

Note that in Smart Tune Dynamic Decay mode the RCA pin must be tied to GND. Refer to Table 6-2 for how to select the off time in this mode using the RCB pin. RCB pin left Hi-Z selects t_{OFF} of 16 μ s, and RCB pin logic high selects 32 μ s.

6.3.3 Decay Mode

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 6-2, Item 1. The current flow direction shown indicates positive current flow in the step table below.

Once the chopping current threshold is reached, the H-bridge can operate in Fast Decay, Slow Decay, or Smart Tune Dynamic Decay mode. The decay mode setting is latched at power-up or when exiting sleep mode.

Table 6-1. Decay Mode Settings

DECAY	RCA	Decay Mode		
0	12kΩ to 100kΩ	Fast Decay		
1	12kΩ to 100kΩ	Slow Decay		
$0.21 \times V_{CC} < V_{DECAY} < 0.6 \times V_{CC}$	12kΩ to 100kΩ	Mixed Decay		
X	GND	Smart Tune Dynamic Decay		

Fast Decay Mode

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow the winding current to flow in a reverse direction. If synchronous rectification is enabled (SRn pin logic low), the opposite FETs are turned on; as the winding current approaches zero, the bridge is disabled to prevent any



reverse current flow. If SRn is high, current is recirculated through the body diodes or external Schottky diodes. Fast-decay mode is shown in Figure 6-2, Item 3.

Slow Decay Mode

In slow-decay mode, the winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 6-2, Item 2.

If SRn is high, current is recirculated only through the body diodes, or through external Schottky diodes. In this case, fast decay is always used.




Figure 6-2. Decay Modes

Submit Document Feedback



Mixed Decay Mode

The DRV8818A also supports a mixed decay mode. Mixed decay mode begins as fast decay, but after a while switches to slow decay mode for the remainder of the fixed off time.

Fast and mixed decay modes are only active if the current through the winding is decreasing; if the current is increasing, then slow decay is always used.

Which decay mode is used is selected by the voltage on the DECAY pin. If the voltage is greater than $0.6 \times V_{CC}$, slow decay mode is always used. If DECAY is less than $0.21 \times V_{CC}$, the device operates in fast decay mode when the current through the winding is decreasing. If the voltage is between these levels, mixed decay mode is enabled.

In mixed decay mode, the voltage on the DECAY pin sets the point in the cycle that the change to slow decay mode occurs. This time can be approximated by:

$$t_{FD} (\mu s) = R (\Omega) \times C (nF) \times ln \left(\frac{0.6 \times V_{CC} (V)}{V_{DECAY} (V)} \right)$$
(4)

Mixed decay mode is only used while the current through the winding is decreasing; slow decay is used while the current is increasing.

Operation of the blanking, fixed off time, and mixed decay mode is illustrated in Figure 6-3.




Figure 6-3. PWM



Smart Tune Dynamic Decay

The smart tune dynamic decay current regulation scheme is an advanced current-regulation control method compared to traditional fixed off-time current regulation schemes. Smart tune current regulation helps the stepper motor driver adjust the decay scheme based on factors such as:

- · Motor winding resistance and inductance
- Motor aging effects
- Motor dynamic speed and load
- Motor supply voltage variation
- · Motor back-EMF difference on rising and falling steps
- Step transitions
- · Low-current versus high-current dI/dt




Figure 6-4. Smart tune Dynamic Decay Mode

Smart tune Dynamic Decay greatly simplifies the decay mode selection by automatically configuring the decay mode between slow, mixed, and fast decay. This eliminates the need for motor decay tuning by automatically determining the best mixed decay setting that results in the lowest ripple and best performance for the motor. Smart Tune Dynamic Decay is best for applications that require minimal current ripple, at the same time maintain a fixed frequency with the current regulation scheme.

Select Smart Tune Dynamic Decay mode by connecting the RCA pin to GND.

After the current is enabled (start of drive phase) in an H-bridge, the current sense comparator is ignored for some time (t_{BLANK}) before enabling the current-sense circuitry. The blanking time also sets the minimum drive time of the PWM. The blanking time is approximately 1.25 μ s.

The decay mode setting is optimized iteratively each PWM cycle. If the motor current overshoots the target trip level, then the decay mode becomes more aggressive (increases fast decay percentage) on the next cycle to prevent regulation loss. If a long drive time must occur to reach the target trip level, the decay mode becomes less aggressive (decreases fast decay percentage) on the next cycle to operate with less ripple more efficiently.

Submit Document Feedback



With decreasing current steps, smart tune Dynamic Decay automatically switches to fast decay to reach the next current step quickly.

The off time t_{OFF} during Smart Tune Dynamic Decay mode can be selected by setting the RCB pin to Hi-Z or ground as shown in Table 6-2.

Table 6-2. OFF Time Settings in Smart Tune Dynamic Decay Mode

RCA	RCB	OFF Time
GND	Hi-Z (Floating)	16µs
GND	GND	32µs

6.3.4 Microstepping Indexer

Built-in indexer logic in the DRV8818A allows several different stepping configurations. The USM1 and USM0 pins are used to configure the stepping format as shown in Table 6-3:

Table 6-3. Microstepping Selection Bits

USM1	USM0 STEP MODE		
0	0	Full step (2-phase excitation)	
0	1	1/2 step (1-2 phase excitation)	
1	1 0 1/4 step (W1-2 phase excitation		
1	1	Eight microsteps/step	

Table 6-4 shows the relative current and step directions for different settings of USM1 and USM0. At each rising edge of the STEP input, the indexer travels to the next state in the table. The direction is shown with the DIR pin high; if the DIR pin is low, the sequence is reversed. Positive current is defined as current flowing from the xOUT1 pin to the xOUT2 pin while driving.

Note that the home state is 45°. This state is entered at power-up or device reset. The HOMEn output pin is driven low in this state. In all other states the HOMEn pin is driven logic high.



Table 6-4. Microstepping Indexer

Table 6-4. Microstepping Indexer									
FULL STEP 1/2 STEP USM = 01		1/4 STEP USM = 10	1/8 STEP USM = 11	AOUTx CURRENT (% FULL-SCALE)	BOUTX CURRENT (% FULL-SCALE)	STEP ANGLE (°)			
	1	1	1	100	0	0			
			2	98	20	11.325			
		2	3	92	38	22.5			
			4	83	56	33.75			
1	2	3	5	71	71	45 (home state)			
			6	56	83	56.25			
		4	7	38	92	67.5			
			8	20	98	78.75			
	3	5	9	0	100	90			
			10	-20	98	101.25			
		6	11	-38	92	112.5			
			12	-56	83	123.75			
2	4	7	13	-71	71	135			
			14	-83	56	146.25			
		8	15	-92	38	157.5			
			16	-98	20	168.75			
	5	9	17	-100	0	180			
			18	-98	-20	191.25			
		10	19	-92	-38	202.5			
			20	-83	-56	213.75			
3	6	11	21	-71 -71		225			
			22	– 56	-83	236.25			
		12	23	-38	-92	247.5			
			24 –20		-98	258.75			
	7	13	25	0	-100	270			
			26	20	-98	281.25			
		14	27 38		-92	292.5			
			28 56		-83	303.75			
4	8	15	29	71	-71	315			
			30	83	-56	326.25			
		16	31	92	-38	337.5			
			32	98	-20	348.75			

6.3.5 Protection Circuits

6.3.5.1 Overcurrent Protection (OCP)

If the current through any FET exceeds the preset overcurrent threshold, all FETs in the H-bridge are disabled for a period of approximately 800µs, or until the ENABLEn pin has been brought inactive high and then back low, or power is removed and reapplied. Overcurrent conditions are sensed in both directions; that is, a short to ground, supply, or across the motor winding all result in an overcurrent shutdown.

Note that overcurrent protection does not use the current sense circuitry used for PWM current control and is independent of the Isense resistor value or VREF voltage. Additionally, in the case of an overcurrent event, the microstepping indexer is reset to the home state.

Submit Document Feedback



6.3.5.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all drivers in the device are shut down and the indexer is reset to the home state. Once the die temperature has fallen to a safe level, operation resumes.

6.3.5.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM or VCC pins falls below the VM or VCC undervoltage lockout threshold voltage, all circuitry in the device is disabled, and the indexer is reset to the home state. Operation resumes when VM and VCC both rise above each UVLO threshold.

6.4 Device Functional Modes

6.4.1 Sleep Mode

When the SLEEPn pin is low, the device enters a low-power sleep mode. In sleep mode all the internal MOSFETs are disabled (Hi-Z) and the internal logic regulator, charge pump, and internal clocks are all disabled. The t_{SLEEP} time must elapse after a falling edge on the SLEEPn pin before the device enters sleep mode. The device is brought out of sleep automatically if the SLEEPn pin is brought high. The t_{WAKE} time must elapse before the device is ready for inputs.

6.4.2 Disable Mode

The ENABLEn pin is used to control the outputs of the device. When ENABLEn is low, the output H-bridges are enabled. When ENABLEn is high, the H-bridges are disabled and the outputs are in a high-impedance state.

Note that when ENABLEn is high, the input pins and control logic, including the indexer (STEP and DIR pins) are still functional.

Table 6-5. Conditions to Enable or Disable Output

Drivers

SLEEPn	ENABLEn	H-BRIDGE		
0	Any	Disabled		
1	1	Disabled		
1	0	Enabled		

6.4.3 Active Mode

After the supply voltage on the VM pin has crossed the undervoltage threshold V_{UVLO} , the SLEEPn pin is logic high, and t_{WAKE} has elapsed, the device enters active operating mode. In this mode, the H-Bridge, charge pump, and internal logic are active and the device is ready to receive inputs.

This mode is enabled when -

- SLEEPn pin is logic high
- ENABLEn pin is logic low
- RESETn pin is logic high
- $V_M > V_{UVLO}$ for V_M
- V_{CC} > V_{UVLO} for V_{CC}

The t_{WAKE} time must elapse before the device is ready for inputs.



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant the accuracy or completeness of this information. Customers are responsible for determining the appropriateness of components for the intended purposes, as well as validating and testing the design implementation to confirm system functionality.

7.1 Application Information

The DRV8818A is used to control a bipolar stepper motor. The DRV8818A can also be used to drive a unipolar stepper motor as shown in the *Technical Article* Drive Unipolar Stepper Motors as Bipolar Stepper Motors with a Simple Wiring Reconfiguration and *Application Note* How to Drive Unipolar Stepper Motors with DRV8xxx.

7.2 Typical Application

Figure 7-1 shows a common system application of the DRV8818A.




Figure 7-1. Typical Application Schematic

Submit Document Feedback



7.2.1 Design Requirements

See Table 7-1 for the design parameters.

Table 7-1. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
Supply Voltage	VM	24V		
Motor Winding Resistance	R_L 4.0 Ω			
Motor Winding Inductance	Ι _L	3.7mH		
Motor Full Step Angle	θ_{step}	1.8°/step		
Target Microstepping Level	n _m	1/8 step		
Target Motor Speed	V	120rpm		
Target Full-Scale Current	I _{FS}	1.25A		

7.2.2 Detailed Design Procedure

7.2.2.1 Stepper Motor Speed

The first step in configuring the DRV8818A requires the desired motor speed and microstepping level. If the target application requires a constant speed, then a square wave with frequency f_{step} must be applied to the STEP pin.

A high target motor start-up speed causes the motor to fail to spin. Make sure that the motor can support the target speed or implement an acceleration profile to bring the motor up to speed.

For a desired motor speed (v), microstepping level (nm), and motor full step angle (θ_{step}),

$$f_{step}\left(\mu steps / second\right) = \frac{v\left(\frac{rotations}{minute}\right) \times 360\left(\frac{\circ}{rotation}\right) \times n_{m}\left(\frac{\mu steps}{step}\right)}{60\left(\frac{seconds}{minute}\right) \times \theta_{step}\left(\frac{\circ}{step}\right)}$$
(5)

$$f_{step}\left(\mu steps / second\right) = \frac{120\left(\frac{rotations}{minute}\right) \times 360\left(\frac{\circ}{rotation}\right) \times 8\left(\frac{\mu steps}{step}\right)}{60\left(\frac{seconds}{minute}\right) \times 1.8\left(\frac{\circ}{step}\right)}$$
(6)

 θ_{step} can be found in the stepper motor data sheet or written on the motor body.

For the DRV8818A, the microstepping level is set by the USMx pins. Higher microstepping results in smoother motor motion and less audible noise, but increases switching losses and requires a higher f_{step} to achieve the same motor speed.

7.2.2.2 Current Regulation VREF and RSENSE


In a stepper motor, the set full-scale current (I_{FS}) is the maximum current driven through either winding. This quantity depends on the VREF analog voltage and the sense resistor value (R_{SENSE}). During stepping, I_{FS} defines the current chopping threshold (ITRIP) for the maximum current step. The gain of DRV8818A is set for 8V/V.

$$I_{FS}(A) = \frac{VREF(V)}{A_{V} \times R_{SENSE}(\Omega)} = \frac{VREF(V)}{8 \times R_{SENSE}(\Omega)}$$
(7)

To achieve I_{FS} = 1.25A with R_{SENSE} of 0.1 Ω , set VREF to 1.56V.



7.2.3 Application Curves





7.3 Power Supply Recommendations

7.3.1 Bulk Capacitance

Appropriate local bulk capacitance is an important factor in motor drive system design. Having more bulk capacitance is generally beneficial, although the disadvantages include increased cost and physical size. Bulk capacitors near the motor driver act as a local reservoir of electrical charge to smooth out the motor current variation.

Experienced engineers often use general guidelines about bulk capacitance to select the capacitor values. One such guideline says to use at least 1 to $4\mu F$ of capacitance for each Watt of motor power. For example, a motor which draws 10 Amps from a 12V supply has a power of 120 Watts, leading to bulk capacitance of 120 to $480\mu F$, using this general guideline.

The voltage rating for bulk capacitors must be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

A large value of bulk capacitance is desired to provide a constant motor supply voltage during current transitions, such as motor start-up, changes in load torque, or PWM operation. A working estimate of the required capacitance for consistent supply is essential to reduce complexity, cost, and size of board electronics. We can use a general guideline method to find an appropriate capacitor size based on the expected load current variation and allowable motor supply voltage variation:

$$C_{BULK} > k \times \Delta I_{MOTOR} \times T_{PWM} / \Delta V_{SUPPLY}$$
(8)

Where:

C BULK is the bulk capacitance

k is a scale factor to account for the ESR for typical capacitors in this type of application; based on the lab measurements with DRV8718-Q1EVM, $k \approx 3$ is practical for these cases.

 ΔI_{MOTOR} is the expected variation in motor current, i $_{max}$ – i $_{min}$

T PWM is the PWM period which is the reciprocal of the PWM frequency

ΔV SUPPLY is the allowable variation in the motor supply voltage

Figure 7-5 plots several data points and applies this general guideline, showing relatively good agreement.




Figure 7-5. Measured Results and 3x General Guideline, Accounting for Real-World Non-Zero ESR Values of Electrolytic Capacitors

For more information please see the Application Note Bulk Capacitor Sizing for DC Motor Drive Applications .



7.4 Layout

7.4.1 Layout Guidelines

Bypass the VMA and VMB pins to GND using low-ESR ceramic bypass capacitors with a recommended value of 0.1µF rated for VM. For best results, place this capacitor as close to the VMA and VMB pins as possible with a thick trace or ground plane connection to the device GND pin.

Bypass the VMA and VMB pins to GND using an appropriate bulk capacitor. This component is often an electrolytic capacitor and is best located close to the DRV8818A. See Section 7.3.1 for more information on bulk capacitor selection.

A low-ESR ceramic capacitor must be placed in between the CP1 and CP2 pins. TI recommends a value of 0.22µF rated for VM. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed in between the VM and VCP pins. TI recommends a value of 0.22µF rated for 16V. Place this component as close to the pins as possible.

The PowerPAD must be securely connected to a copper plane that is connected to system GND. For best performance, use a copper pour with a large area to allow for thermal dissipation from the DRV8818A. See Application Note - Best Practices for Board Layout of Motor Drivers for more information on thermal management, routing techniques, capacitor placement, and grounding optimization for motor drivers.

7.4.1.1 Heat Sinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding some vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI Application Report SLMA002, *PowerPAD™ Thermally Enhanced Package* and TI Application Brief SLMA004, *PowerPAD™ Made Easy*, available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.

Submit Document Feedback



7.4.2 Layout Example




Figure 7-6. Layout Example Schematic

7.4.3 Thermal Considerations

The DRV8818A has thermal shutdown (TSD) as described previously. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heat sinking, or too high ambient temperature.

7.4.3.1 Power Dissipation

Power dissipation in the DRV8818A is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running a stepper motor can be roughly estimated by:

$$P_{TOT} = 4 \times r_{DS(on)} \times (I_{OUT(RMS)})^{2}$$
(9)

where

- P_{TOT} is the total power dissipation.
- R_{DS(ON)} is the resistance of each FET.
- I_{OUT(RMS)} is the RMS output current being applied to each winding.



 $I_{OUT(RMS)}$ is equal to approximately 0.7x the full-scale output current setting. The factor of 4 comes from the two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side).

The maximum amount of power that can be dissipated in the DRV8818A is dependent on ambient temperature and heat sinking. The thermal dissipation ratings table in the data sheet can be used to estimate the temperature rise for typical PCB constructions.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heat sink.

Submit Document Feedback



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

8.6 Documentation Support

8.6.1 Related Documentation

- 1. How to Reduce Audible Noise in Stepper Motors, SLVAES8
- 2. How smart tune regulates current in stepper motors, SLYY099A
- 3. Best Practices for Board Layout of Motor Drivers, SLVA959B
- How to Improve Motion Smoothness and Accuracy of Stepper Motors, SLOA293A
- 5. How to Drive Unipolar Stepper Motors with DRV8xxx, SLOA312
- 6. PowerPAD™ Thermally Enhanced Package, SLMA002
- 7. PowerPAD™ Made Easy, SLMA004
- 8. Current Recirculation and Decay Modes, SLVA321
- 9. Calculating Motor Driver Power Dissipation, SLVA504
- 10. Understanding Motor Driver Current Ratings, SLVA505

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 1-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
PDRV8818APWPR	Active	Preproduction	HTSSOP (PWP) 28	2500 LARGE T&R	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated