







DRV8770

ZHCSQ96 - JULY 2021

DRV8770: 100V 有刷直流栅极驱动器

1 特性

- 100V H 桥栅极驱动器
 - 驱动 N 沟道 MOSFET (NMOS)
 - 栅极驱动器电源 (GVDD): 5-20V
 - MOSFET 电源 (SHx) 支持高达 100V 的电压
- 集成自举二极管
- 支持反相和同相 INLx 输入(QFN 封装)
- 自举栅极驱动架构
 - 750mA 拉电流
 - 1.5A 灌电流
- 支持由高达 15 节串联电池供电的应用
- SHx 引脚具有低漏电流(小于 55µA)
- 绝对最大 BSTx 电压高达 115V
- SHx 引脚瞬态负压可达 -22V
- 针对 QFN 封装,可通过 DT 引脚调节死区时间
- 针对 TSSOP 封装, 固定插入 200ns 死区时间
- 支持 3.3V 和 5V 逻辑输入 (绝对最大值为 20V)
- 4ns 典型传播延迟匹配
- 紧凑型 QFN 和 TSSOP 封装和尺寸
- 具有电源块的高效系统设计
- 集成保护特性
 - BST 欠压锁定 (BSTUV)
 - GVDD 欠压 (GVDDUV)

2 应用

- 电动自行车、电动踏板车和电动汽车
- 无线园艺和电动工具、割草机
- 无线真空吸尘器
- 无人机、机器人和遥控玩具
- 工业和物流机器人
- 电动工具

3 说明


DRV8770 器件具有两个半桥栅极驱动器,每个驱动器 都能够驱动高侧和低侧 N 沟道功率 MOSFET。在 GVDD 驱动低侧 MOSFET 栅极的同时,集成式自举二 极管和外部电容器可为高侧 MOSFET 生成合适的栅极 驱动电压。此栅极驱动架构支持高达 750mA 的栅极驱 动拉电流和 1.5A 的栅极驱动灌电流。

栅极驱动引脚的高电压容差提高了系统鲁棒性。SHx 相位引脚能够承受显著的负电压瞬变;而高侧栅极驱动 器电源的 BSTx 和 GHx 引脚可承受更高的正电压瞬变 (绝对最大值为 115V)。较小的传播延迟和延迟匹配 参数可尽可能降低死区时间要求,从而进一步提高效 率。通过 GVDD 和 BST 欠压锁定为低侧和高侧提供欠 压保护。

器件信息(1)

| 器件型号 | 封装 | 封装尺寸(标称值) |
|------------|------------|-----------------|
| DRV8770PW | TSSOP (20) | 6.40mm × 4.40mm |
| DRV8770RGE | VQFN (24) | 4.00mm × 4.00mm |

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



DRV8770 的简化原理图



Table of Contents

| 1 特性 | 1 | 8 Application and Implementation | 14 |
|--------------------------------------|----------------|---|--------------------|
| 2 应用 | | 8.1 Application Information | 14 |
| 3 说明 | | 8.2 Typical Application | 14 |
| 4 Revision History | | 9 Power Supply Recommendations | 17 |
| 5 Pin Configuration and Functions | | 9.1 Bulk Capacitance Sizing | 17 |
| 6 Specifications | | 10 Layout | 18 |
| 6.1 Absolute Maximum Ratings | | 10.1 Layout Example | 18 |
| 6.2 ESD Ratings Comm | | 10.2 Layout Guidelines | 18 |
| 6.3 Recommended Operating Conditions | | 11 Device and Documentation Support | 19 |
| 6.4 Thermal Information | 6 | 11.1 Receiving Notification of Documentation Update | es <mark>19</mark> |
| 6.5 Electrical Characteristics | | 11.2 支持资源 | 19 |
| 6.6 Typical Characteristics | <mark>8</mark> | 11.3 Trademarks | 19 |
| 7 Detailed Description | 9 | 11.4 Electrostatic Discharge Caution | 19 |
| 7.1 Overview | 9 | 11.5 术语表 | 19 |
| 7.2 Functional Block Diagram | 9 | 12 Mechanical, Packaging, and Orderable | |
| 7.3 Feature Description | 9 | Information | 19 |
| 7.4 Device Functional Modes | 13 | | |
| 7.4 Device Functional Modes | 13 | | |

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

| DATE | REVISION | NOTES |
|-----------|----------|-----------------|
| July 2021 | * | Initial Release |



5 Pin Configuration and Functions




图 5-1. DRV8770 RGE Package 24-Pin VQFN With Exposed Thermal Pad Top View

表 5-1. Pin Functions—24-Pin DRV8770 Device

| | PIN | (1) | DECORPTION |
|---|------------------|---------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | DESCRIPTION |
| BSTA | 20 | 0 | Bootstrap output pin. Connect capacitor between BSTA and SHA |
| BSTB | 17 | 0 | Bootstrap output pin. Connect capacitor between BSTB and SHB |
| DT | 21 | ı | Deadtime input pin. Connect resistor to ground for variable deadtime, fixed deadtime when left it floating |
| GHA | 19 | 0 | High-side gate driver output. Connect to the gate of the high-side power MOSFET. |
| GHB | 16 | 0 | High-side gate driver output. Connect to the gate of the high-side power MOSFET. |
| GLA | 11 | 0 | Low-side gate driver output. Connect to the gate of the low-side power MOSFET. |
| GLB | 10 | 0 | Low-side gate driver output. Connect to the gate of the low-side power MOSFET. |
| GND | 6 | PWR | Device ground. |
| GVDD | 4 | PWR | Gate driver power supply input. Connect a X5R or X7R, GVDD-rated ceramic and greater then or equal to 10-uF local capacitance between the GVDD and GND pins. |
| INHA | 22 | I | High-side gate driver control input. This pin controls the output of the high-side gate driver. |
| INHB | 23 | I | High-side gate driver control input. This pin controls the output of the high-side gate driver. |
| INLA | 1 | I | Low-side gate driver control input. This pin controls the output of the low-side gate driver. |
| INLB | 2 | I | Low-side gate driver control input. This pin controls the output of the low-side gate driver. |
| MODE | 5 | I | Mode Input controls polarity of GLx compared to INLx inputs. Mode pin floating: GLx output polarity same(Non-Inverted) as INLx input Mode pin to GVDD: GLx output polarity inverted compared to INLx input |
| NC | 7, 8 | NC | No internal connection. This pin can be left floating or connected to system ground. |
| RSVD1, RSVD2, RSVD3, RSVD5, RSVD6 | 3, 9, 13, 14, 24 | I | TI reserved pin. Leave pin floating. |
| RSVD4 | 12 | I | TI reserved pin. Connect to GND |
| SHA | 18 | I | High-side source sense input. Connect to the high-side power MOSFET source. |
| SHB | 15 | I | High-side source sense input. Connect to the high-side power MOSFET source. |

(1) PWR = power, I = input, O = output, NC = no connection






图 5-2. DRV8770 PW Package 20-Pin TSSOP Top View

表 5-2. Pin Functions—20-Pin DRV8770 Device

| PIN | | TYPE(1) | DESCRIPTION |
|---|-----------------|----------|--|
| NAME | NO. | I TYPE(" | DESCRIPTION |
| BSTA | 20 | 0 | Bootstrap output pin. Connect capacitor between BSTA and SHA |
| BSTB | 17 | 0 | Bootstrap output pin. Connect capacitor between BSTB and SHB |
| GHA | 19 | 0 | High-side gate driver output. Connect to the gate of the high-side power MOSFET. |
| GHB | 16 | 0 | High-side gate driver output. Connect to the gate of the high-side power MOSFET. |
| GLA | 11 | 0 | Low-side gate driver output. Connect to the gate of the low-side power MOSFET. |
| GLB | 10 | 0 | Low-side gate driver output. Connect to the gate of the low-side power MOSFET. |
| GND | 8 | PWR | Device ground. |
| GVDD | 7 | PWR | Gate driver power supply input. Connect a X5R or X7R, GVDD-rated ceramic and greater then or equal to 10-uF local capacitance between the GVDD and GND pins. |
| INHA | 1 | I | High-side gate driver control input. This pin controls the output of the high-side gate driver. |
| INHB | 2 | ı | High-side gate driver control input. This pin controls the output of the high-side gate driver. |
| INLA | 4 | I | Low-side gate driver control input. This pin controls the output of the low-side gate driver. |
| INLB | 5 | ı | Low-side gate driver control input. This pin controls the output of the low-side gate driver. |
| RSVD1, RSVD2, RSVD3, RSVD5, RSVD6 | 3, 6, 9, 13, 14 | I | TI reserved pin. Leave pin floating. |
| RSVD4 | 12 | I | TI reserved pin. Connect to GND |
| SHA | 18 | I | High-side source sense input. Connect to the high-side power MOSFET source. |
| SHB | 15 | I | High-side source sense input. Connect to the high-side power MOSFET source. |

(1) PWR = power, I = input, O = output, NC = no connection



6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

| | | MIN | MAX | UNIT |
|---|--------------------------|------|------------------------|------|
| Gate driver regulator pin voltage | GVDD | -0.3 | 21.5 | V |
| Bootstrap pin voltage | BSTx | -0.3 | 115 | V |
| Bootstrap pin voltage | BSTx with respect to SHx | -0.3 | 21.5 | V |
| Logic pin voltage | INHx, INLx, MODE, DT | -0.3 | V _{GVDD} +0.3 | V |
| High-side gate drive pin voltage | GHx | -22 | 115 | V |
| High-side gate drive pin voltage | GHx with respect to SHx | -0.3 | 22 | V |
| Transient 500-ns high-side gate drive pin voltage | GHx with respect to SHx | -5 | 22 | V |
| Low-side gate drive pin voltage | GLx | -0.3 | V _{GVDD} +0.3 | V |
| Transient 500-ns low-side gate drive pin voltage | GLx | -5 | V _{GVDD} +0.3 | V |
| High-side source pin voltage | SHx | -22 | 100 | V |
| Ambient temperature, T _A | · | - 40 | 125 | °C |
| Junction temperature, T _J | | - 40 | 150 | °C |
| Storage temperature, T _{stg} | | - 65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings Comm

| | | | VALUE | UNIT |
|--------------------|--------------|--|-------|------|
| | Liconostatio | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±1000 | V |
| V _(ESD) | | Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±250 | v |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

| | | | MIN | NOM MAX | UNIT |
|-----------------------|--|--------------------------|------|---------|------|
| V _{GVDD} | Power supply voltage | GVDD | 5 | 20 | V |
| V _{SHx} | High-side source pin voltage | SHx | -2 | 85 | V |
| V_{SHx} | Transient 2µs high-side source pin voltage | SHx | -22 | 85 | V |
| V _{BST} | Bootstrap pin voltage | BSTx | 5 | 105 | V |
| V _{BST} | Bootstrap pin voltage | BSTx with respect to SHx | 5 | 20 | V |
| V _{IN} | Logic input voltage | INHx, INLx, MODE, DT | 0 | GVDD | V |
| f _{PWM} | PWM frequency | INHx, INLx | 0 | 200 | kHz |
| V _{SHSL} | Slew rate on SHx pin | | | 2 | V/ns |
| C _{BOOT} (1) | Capacitor between BSTx and SHx | | | 1 | μF |
| T _A | Operating ambient temperature | ' | - 40 | 125 | °C |
| TJ | Operating junction temperature | | - 40 | 150 | °C |

(1) Current flowing through boot diode (D_{BOOT}) needs to be limited for C_{BOOT} > $1\mu F$



6.4 Thermal Information

| | | DRV8770 PW (TSSOP) RGE (VQFN) 20 PINS 24 PINS 97.4 49.3 38.3 42.5 48.8 26.5 | | |
|---------------------------|--|---|------------|------|
| | THERMAL METRIC ⁽¹⁾ | PW (TSSOP) | RGE (VQFN) | UNIT |
| | | 20 PINS | 24 PINS | |
| R ₀ JA | Junction-to-ambient thermal resistance | 97.4 | 49.3 | °C/W |
| R _θ | Junction-to-case (top) thermal resistance | 38.3 | 42.5 | °C/W |
| JC(top) R _{θ JB} | Junction-to-board thermal resistance | 48.8 | 26.5 | °C/W |
| Ψлт | Junction-to-top characterization parameter | 4.3 | 2.2 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 48.4 | 26.4 | °C/W |
| R _θ JC(bot) | Junction-to-case (bottom) thermal resistance | N/A | 11.5 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

4.8 V \leq V $_{GVDD}$ \leq 20 V, $\,$ - 40°C \leq T $_{J}$ \leq 150°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---|---|------|------|------|------------|
| POWER SUP | PPLIES (GVDD, BSTx) | | | | | |
| | GVDD standby mode current | INHx = INLX = 0; V _{BSTx} = V _{GVDD} | 400 | 800 | 1400 | μΑ |
| I _{GVDD} | GVDD active mode current | INHx = INLX = Switching @20kHz; V _{BSTx} = V _{GVDD} ; NO FETs connected | 400 | 825 | 1400 | μΑ |
| IL _{BSx} | Bootstrap pin leakage current | $V_{BSTx} = V_{SHx} = 85V; V_{GVDD} = 0V$ | 2 | 4 | 7 | μΑ |
| IL _{BS_TRAN} | Bootstrap pin active mode transient leakage current | INHx = Switching@20kHz | 30 | 105 | 220 | μΑ |
| IL _{BS_DC} | Bootstrap pin active mode leakage static current | INHx = High | 30 | 85 | 150 | μΑ |
| IL _{SHx} | High-side source pin leakage current | INHx = INLX = 0; V _{BSTx} - V _{SHx} = 12V; V _{SHx} = 0 to 85V | 30 | 55 | 80 | μA |
| LOGIC-LEVE | L INPUTS (INHx, INLx, MODE) | | | | | |
| V _{IL_MODE} | Input logic low voltage | Mode pin | | | 0.6 | V |
| V _{IL} | Input logic low voltage | INLx, INHx pins | | | 8.0 | V |
| V _{IH_MODE} | Input logic high voltage | Mode pin | 3.7 | | | V |
| V _{IH} | Input logic high voltage | INLx, INHx pins | 2.0 | | | V |
| V _{HYS_MODE} | Input hysteresis | Mode pin | 1600 | 2000 | 2400 | mV |
| V _{HYS} | Input hysteresis | INLx, INHx pins | 40 | 100 | 260 | mV |
| 1 | INI v Input logic lov overent | V _{PIN} (Pin Voltage) = 0 V; INLx in non-inverting mode | -1 | 0 | 1 | μΑ |
| I _{IL_INLx} | INLx Input logic low current | V _{PIN} (Pin Voltage) = 0 V; INLx in inverting mode | 5 | 20 | 30 | μΑ |
| 1 | INI v Input logic high gurrent | V _{PIN} (Pin Voltage) = 5 V; INLx in non-inverting mode | 5 | 20 | 30 | μΑ |
| I _{IH_INLx} | INLx Input logic high current | V _{PIN} (Pin Voltage) = 5 V; INLx in inverting mode | 0 | 0.5 | 1.5 | μA |
| I _{IL} | INHx, MODE Input logic low current | V _{PIN} (Pin Voltage) = 0 V; | -1 | 0 | 1 | μΑ |
| I _{IH} | INHx, MODE Input logic high current | V _{PIN} (Pin Voltage) = 5 V; | 5 | 20 | 30 | μΑ |
| R _{PD_INHx} | INHx Input pulldown resistance | To GND | 120 | 200 | 280 | kΩ |
| R _{PD_INLx} | INLx Input pulldown resistance | To GND, INLx in non-inverting mode | 120 | 200 | 280 | kΩ |
| R _{PU_INLx} | INLx Input pullup resistance | To INT_5V, INLx in inverting mode | 120 | 200 | 280 | k Ω |
| R _{PD MODE} | MODE Input pulldown resistance | To GND | 120 | 200 | 280 | kΩ |

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



4.8 V \leqslant V $_{GVDD}$ \leqslant 20 V, $\,$ - 40°C \leqslant T_{J} \leqslant 150°C (unless otherwise noted)


| | $_{\text{DD}} \leqslant 20 \text{ V}, -40^{\circ}\text{C} \leqslant \text{T}_{\text{J}} \leqslant 150^{\circ}\text{C}$ PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|--|---|--------|------|--|------|
| CATE DRIVE | | ILSI CONDITIONS | 141114 | 111 | WAX | ONIT |
| GATE DRIVE | RS (GHx, GLx, SHx, SLx) | 100 4 1/4 10/4 1557 | | | | |
| V _{GHx_LO} | High-side gate drive low level voltage | I _{GLx} = -100 mA; V _{GVDD} = 12V; No FETs connected | 0 | 0.15 | 0.35 | V |
| V_{GHx_HI} | High-side gate drive high level voltage (V _{BSTx} - V _{GHx}) | I _{GHx} = 100 mA; V _{GVDD} = 12V; No FETs connected | 0.3 | 0.6 | 1.2 | V |
| V_{GLx_LO} | Low-side gate drive low level voltage | I _{GLx} = -100 mA; V _{GVDD} = 12V; No FETs connected | 0 | 0.15 | 0.35 | V |
| V _{GLx_HI} | Low-side gate drive high level voltage (V _{GVDD} - V _{GHx}) | I _{GHx} = 100 mA; V _{GVDD} = 12V; No FETs connected | 0.3 | 0.6 | 1.2 | V |
| I _{DRIVEP_HS} | High-side peak source gate current | GHx-SHx = 12V | 400 | 750 | 1200 | mA |
| I _{DRIVEN_HS} | High-side peak sink gate current | GHx-SHx = 0V | 850 | 1500 | 2100 | mA |
| I _{DRIVEP_LS} | Low-side peak source gate current | GLx = 12V | 400 | 750 | 1200 | mA |
| I _{DRIVEN_LS} | Low-side peak sink gate current | GLx = 0V | 850 | 1500 | 2100 | mA |
| t _{PD} | Input to output propagation delay | INHx, INLx to GHx, GLx; $V_{GVDD} = V_{BSTx} - V_{SHx} > 8V$; SHx = 0V, No load on GHx and GLx | 70 | 125 | 180 | ns |
| ^t PD_match | Matching propagation delay per phase | GHx turning OFF to GLx turning ON, GLx turning OFF to GHx turning ON; $V_{GVDD} = V_{BSTx} - V_{SHx} > 8V$; SHx = 0V, No load on GHx and GLx | -30 | ±4 | 30 | ns |
| ^t PD_match | Matching propagation delay phase to phase | GHx/GLx turning ON to GHy/GLy turning ON, GHx/GLx turning OFF to GHy/GLy turning OFF; V _{GVDD} = V _{BSTx} - V _{SHx} > 8V; SHx = 0V, No load on GHx and GLx | -30 | ±4 | 30 | ns |
| t _{R_GLx} | GLx rise time (10% to 90%) | C_{LOAD} = 1000 pF; V_{GVDD} = V_{BSTx} - V_{SHx} > 8V; SHx = 0V | 10 | 24 | 50 | ns |
| t _{R_GHx} | GHx rise time (10% to 90%) | C_{LOAD} = 1000 pF; V_{GVDD} = V_{BSTx} - V_{SHx} > 8V; SHx = 0V | 10 | 24 | 50 | ns |
| t _{F_GLx} | GLx fall time (90% to 10%) | C _{LOAD} = 1000 pF; V _{GVDD} = V _{BSTx} - V _{SHx} > 8V; SHx = 0V | 5 | 12 | 30 | ns |
| t _{F_GHx} | GHx fall time (90% to 10%) | C _{LOAD} = 1000 pF; V _{GVDD} = V _{BSTx} - V _{SHx} > 8V; SHx = 0V | 5 | 12 | 30 | ns |
| | | DT pin connected to GND | 150 | 215 | 280 | ns |
| t _{DEAD} | Gate drive dead time | 40 kΩ between DT pin and GND | 150 | 200 | 260 | ns |
| | | 400 kΩ between DT pin and GND | 1500 | 2000 | 2100 1200 2100 180 30 30 50 50 30 280 2600 2600 150 0.85 3.1 25 | ns |
| t _{PW_MIN} | Minimum input pulse width on INHx, INLx that changes the output on GHx, GLx | | 40 | 70 | 150 | ns |
| BOOTSTRAP | DIODES | | | | | |
| \ / | Destatues diede ferrored voltere | I _{BOOT} = 100 μA | 0.45 | 0.7 | 0.85 | V |
| V_{BOOTD} | Bootstrap diode forward voltage | I _{BOOT} = 100 mA | 2 | 2.3 | 3.1 | V |
| R _{BOOTD} | Bootstrap dynamic resistance (\(\Delta \ V_{BOOTD} \) / \(\Delta \ I_{BOOT} \) | I _{BOOT} = 100 mA and 80 mA | 11 | 15 | 25 | Ω |
| PROTECTION | CIRCUITS | | | | | |
| \ / | Gate Driver Supply undervoltage | Supply rising | 4.45 | 4.6 | 4.7 | V |
| V_{GVDDUV} | lockout (GVDDUV) | Supply falling | 4.2 | 4.35 | 4.4 | V |
| V _{GVDDUV_HYS} | Gate Driver Supply UV hysteresis | Rising to falling threshold | 250 | 280 | 310 | mV |
| t _{GVDDUV} | Gate Driver Supply undervoltage deglitch time | | 5 | 10 | 13 | μs |



4.8 V \leq V_{GVDD} \leq 20 V, $^-$ 40°C \leq T_J \leq 150°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---|-----------------------------|-----|-----|-----|------|
| V | Boot Strap undervoltage lockout (V _{BSTx} - V _{SHx}) | Supply rising | 3.6 | 4.2 | 4.8 | V |
| V _{BSTUV} | Boot Strap undervoltage lockout (V _{BSTx} - V _{SHx}) | Supply falling | 3.5 | 4 | 4.5 | V |
| V _{BSTUV_HYS} | Bootstrap UV hysteresis | Rising to falling threshold | | 200 | | mV |
| t _{BSTUV} | Bootstrap undervoltage deglitch time | | 6 | 10 | 22 | μs |

6.6 Typical Characteristics





7 Detailed Description

7.1 Overview

The DRV8770 device is a gate driver for brushed DC motor drive applications. This device decreases system component count, reduces PCB area, and saves cost by integrating two independent half-bridge gate drivers and bootstrap diodes.

DRV8770 device integrates bootstrap diode used along with boot capacitor to generate voltage to drive high side N-channel MOSFET. The high-side and low-side gate drivers and can drive 750-mA source, 1.5-A sink currents with total 30-mA average output current. DRV8770 is available in 0.5-mm pitch QFN and 0.65 TSSOP surface-mount packages. The QFN size is 4×4 mm (0.5-mm pin pitch) for the 24-pin package, and TSSOP size is 6.5×6.4 mm (0.65-mm pin pitch) for the 20-pin package.

7.2 Functional Block Diagram




图 7-1. Block Diagram for DRV8770

7.3 Feature Description

7.3.1 Gate Drivers

The DRV8770 integrates two half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. Input on GVDD provides the gate bias voltage for the low-side MOSFETs. The high voltage is generated using a bootstrap capacitor and GVDD supply. DRV8770 device integrates the bootstrap diode. The



half-bridge gate drivers can be used in combination to drive a brushed DC motor or separately to drive other types of loads.

7.3.1.1 Gate Drive Timings

7.3.1.1.1 Propagation Delay

The propagation delay time (t_{pd}) is measured as the time between an input logic edge to a detected output change. This time has two parts consisting of the input deglitcher delay and the delay through the analog gate drivers.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. The analog gate drivers have a small delay that contributes to the overall propagation delay of the device.

7.3.1.1.2 Deadtime and Cross-Conduction Prevention

In the DRV8770, high- and low-side inputs operate independently, with an exception to prevent cross conduction when high and low side are turned ON at same time. The DRV8770 turns OFF high- and low- side output to prevent shoot through when high- and low-side inputs are logic high at same time.

The DRV8770 also provides deadtime insertion to prevents both external MOSFETs of each power-stage from switching on at the same time. In devices with DT pin (QFN package device), deadtime can be linearly adjusted between 200 ns to 2000 ns by connecting resistor between DT and ground. When DT pin is connected to ground, fixed deadtime of 200 ns (typical value) is inserted. The value of resistor can be caculated using 方程式 1.

$$R_{DT}(k\Omega) = \frac{Deadtime (ns)}{5}$$
(1)

In device without DT pin (TSSOP package device), fixed deadtime of 200 ns (Typical value) is inserted to prevent high and low side gate output turning on at same time.




图 7-2. Cross Conduction Prevention and Deadtime Insertion

7.3.1.2 Mode (Inverting and non-inverting INLx)

The DRV8770 has flexibility of accepting different kind of inputs on INLx. In the QFN (RGE) package variant, the MODE pin provides option of GLx output inverted or non-inverted compared to polarity of signal on INLx pin.

Product Folder Links: DRV8770



When the MODE pin is left floating, INLx is configured to be in non-inverting mode and GLx output is in phase with INLx (see \$\mathbb{Z}\$ 7-3). When MODE pin is connected to GVDD, GLx output is out of phase with inputs (see \$\mathbb{Z}\$ 7-4). The TSSOP (PW) package variant does not have a MODE pin, so the INLx pins are inverted by default.




图 7-3. Non-Inverted INLx inputs (MODE = floating)




图 7-4. Inverted INLx inputs (MODE = GVDD or TSSOP package variant)

表 7-1 shows the states of the gate drivers and FET half bridge when MODE = floating.

表 7-1. Logic table when MODE = floating

| | | • | | | | |
|------|-----------|-----|----------|--------------------------|-----|-------------------|
| INHx | INHx INLx | | INLx GHx | | GLx | Half Bridge State |
| 0 | 0 | L L | | Z, FETs disabled | | |
| 0 | 1 | L | Н | L, low-side FET enabled | | |
| 1 | 0 | Н | L | H, high-side FET enabled | | |

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 7-1. Logic table when MODE = floating (continued)

| INHx | INLx | GHx | GLx | Half Bridge State |
|------|------|-----|-----|-------------------|
| 1 | 1 | L | L | Z, invalid state |

表 7-2 shows the states of the gate drivers and FET half bridge for the inverted mode (MODE = GVDD or the default mode of the TSSOP package). In this mode, the INHx and INLx pins can be tied together to reduce the number of control signals from a microcontroller, as shown in 7-3. In this configuration, the device controls the deadtime as described in 7.3.1.1.2.

表 7-2. Logic table when MODE = GVDD or TSSOP package variant


| INHx | INLx | GHx | GLx | Half Bridge State |
|------|------------------|---|---|---|
| 0 | 0 | L | Н | L, low-side FET enabled |
| 0 | 1 | L | L | Z, FETs disabled |
| 1 | 0 | L | L | Z, invalid state |
| 1 | 1 | Н | L | H, high-side FET enabled |
| | 0 0 1 1 | INHx INLx 0 0 0 1 1 0 1 1 | INHx INLx GHx 0 0 L 0 1 L 1 0 L 1 1 H | INHx INLx GHx GLx 0 0 L H 0 1 L L 1 0 L L 1 1 H L |

表 7-3. Logic table when INHx = INLx for MODE = GVDD or TSSOP package variant

| INHx = INLx | GHx | Half Bridge State | | | | | |
|-------------|-----|-------------------|--------------------------|--|-----|--|-------------------------|
| 0 | L | | 0 L | | L H | | L, low-side FET enabled |
| 1 | Н | L | H, high-side FET enabled | | | | |

7.3.2 Pin Diagrams

§ 7-5 shows the input structure for the logic level pins INHx, INLx. INHx and INLx has passive pull down, so when inputs are floating the output of gate driver will be pulled low.
§ 7-6 shows the input structure for the logic level pin inverted INLx. INLx in inverted mode has passive pull up, so when inputs are floating the output of gate driver will be pulled low.



7.3.3 Gate Driver Protective Circuits

The DRV8770 is protected against BSTx undervoltage and GVDD undervoltage events.

表 7-4. Fault Action and Response

| | | • | |
|---|---|-------------|---|
| FAULT | CONDITION | GATE DRIVER | RECOVERY |
| V _{BSTx} undervoltage (BSTUV) | V _{BSTx} < V _{BSTUV} | GHx - Hi-Z | Automatic: V _{BSTx} > V _{BSTUV} and low to high PWM edge detected on INHx pin |
| GVDD undervoltage (GVDDUV) | V _{GVDD} < V _{GVDDUV} | Hi-Z | Automatic: V _{GVDD} > V _{GVDDUV} |

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



7.3.3.1 V_{BSTx} Undervoltage Lockout (BSTUV)

The DRV8770 has separate voltage comparator to detect undervoltage condition for each phase. If at any time the supply voltage on the BSTx pin falls lower than the VBSTUV threshold, high side external MOSFETs of that particular phase is disabled by disabling (Hi-Z) GHx pin. Normal operation starts again when the BSTUV condition clears and low to high PWM edge is detected on INHx input on the same phase BSTUV was detected. BSTUV protection ensures that high side gate driver are not switched when BSTx pin has lower value.

7.3.3.2 GVDD Undervoltage Lockout (GVDDUV)

If at any time the voltage on the GVDD pin falls lower than the V_{GVDDUV} threshold voltage, all of the external MOSFETs are disabled. Normal operation starts again GVDDUV condition clears. GVDDUV protection ensures that gate driver are not switched when GVDD input is at lower value.

7.4 Device Functional Modes

Whenever the GVDD > V_{GVDDUV} and V_{BSTUV} the device is in operating (active) mode, in this condition gate driver output GHx and GLX will follow respective inputs INHx and INLx.



8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8770 is primarily used for brushed DC motor control. The design procedures in the # 8.2 section highlight how to use and configure the DRV8770.

8.2 Typical Application




图 8-1. Application Schematic



8.2.1 Design Requirements

表 8-1 lists the example design input parameters for system design.

表 8-1. Design Parameters

| EXAMPLE DESIGN PARAMETER | REFERENCE | EXAMPLE VALUE | | |
|--------------------------|------------|---------------|--|--|
| MOSFET | - | CSD19532Q5B | | |
| Gate Supply Voltage | V_{GVDD} | 12 V | | |
| Gate Charge | Q_{G} | 48 nC | | |

8.2.2 Detailed Design Procedure

Bootstrap Capacitor and GVDD Capacitor Selection

The bootstrap capacitor must be sized to maintain the bootstrap voltage above the undervoltage lockout for normal operation. 方程式 2 calculates the maximum allowable voltage drop across the bootstrap capacitor:

$$\Delta V_{BSTX} = V_{GVDD} - V_{BOOTD} - V_{BSTUV} \tag{2}$$

$$= 12 \text{ V} - 0.85 \text{ V} - 4.5 \text{ V} = 6.65 \text{ V}$$

where

- V_{GVDD} is the supply voltage of the gate drive
- V_{BOOTD} is the forward voltage drop of the bootstrap diode
- V_{BSTUV} is the threshold of the bootstrap undervoltage lockout

In this example the allowed voltage drop across bootstrap capacitor is 6.65 V. It is generally recommended that ripple voltage on both the bootstrap capacitor and GVDD capacitor should be minimized as much as possible. Many of commercial, industrial, and automotive applications use ripple value between 0.5 V to 1 V.

The total charge needed per switching cycle can be estimated with 方程式 3:

$$Q_{TOT} = Q_G + \frac{IL_{BS_TRANS}}{f_{SW}} \tag{3}$$

= 48 nC + 220
$$\mu$$
 A/20 kHz = 50 nC + 11 nC = 59 nC

where

- Q_G is the total MOSFET gate charge
- I_{LBS TRAN} is the bootstrap pin leakage current
- f_{SW} is the is the PWM frequency

The minimum bootstrap capacitor an then be estimated as below assuming 1-V \triangle V_{BSTx}:

$$C_{BST_MIN} = \frac{Q_{TOT}}{\Delta V_{BSTX}} \tag{4}$$

The calculated value of minimum bootstrap capacitor is 59 nF. It should be noted that, this value of capacitance is needed at full bias voltage. In practice, the value of the bootstrap capacitor must be greater than calculated value to allow for situations where the power stage may skip pulse due to various transient conditions. It is recommended to use a 100 nF bootstrap capacitor in this example. It is also recommended to include enough margin and place the bootstrap capacitor as close to the BSTx and SHx pins as possible.



备注

If the bootstrap capacitor value (C_{BSTx}) is above 1 μ F, then current flowing through internal bootstrap diode needs to be limited.

The local GVDD bypass capacitor must be greater than the value of bootstrap capacitor value (generally 10 times the bootstrap capacitor value).

$$C_{GVDD} \ge 10 \times C_{BSTX}$$
 (5)

= $10*100 \text{ nF} = 1 \mu \text{ F}$


For this example application, choose 1- μ F C_{GVDD} capacitor. Choose a capacitor with a voltage rating at least twice the maximum voltage that it will be exposed to because most ceramic capacitors lose significant capacitance when biased. This value also improves the long term reliability of the system.

Gate Resistance Selection

The slew rate of the SHx connection will be dependent on the rate at which the gate of the external MOSFETs is controlled. The pull-up/pull-down strength of the DRV8770 is fixed internally, hence slew rate of gate voltage can be controlled with an external series gate resistor. In some applications the gate charge, which is load on gate driver device, is significantly larger than gate driver peak output current capability. In such applications external gate resistors can limit the peak output current of the gate driver. External gate resistors are also used to damp ringing and noise.

The specific parameters of the MOSFET, system voltage, and board parasitics will all affect the final slew rate, so generally selecting an optimal value or configuration of external gate resistor is an iterative process.

8.2.3 Application Curves





9 Power Supply Recommendations

The DRV8770 is designed to operate from an input voltage supply (GVDD) range from 4.8 V to 20 V. A local bypass capacitor should be placed between the GVDD and GND pins. This capacitor should be located as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is recommended to use two capacitors across GVDD and GND: a low capacitance ceramic surface-mount capacitor for high frequency filtering placed very close to GVDD and GND pin, and another high capacitance value surface-mount capacitor for device bias requirements. In a similar manner, the current pulses delivered by the GHx pins are sourced from the BSTx pins. Therefore, capacitor across the BSTx to SHx is recommended, it should be high enough capacitance value capacitor to deliver GHx pulses.

9.1 Bulk Capacitance Sizing

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size. The amount of local capacitance depends on a variety of factors including:

- · The highest current required by the motor system
- The power supply's type, capacitance, and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable supply voltage ripple
- Type of motor (brushed DC, brushless DC, stepper)
- · The motor startup and braking methods

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet provides a recommended minimum value, but system level testing is required to determine the appropriate sized bulk capacitor.





图 9-1. Motor Drive Supply Parasitics Example



10 Layout

10.1 Layout Example



10.2 Layout Guidelines

- Low ESR/ESL capacitors must be connected close to the device between GVDD and GND and between BSTx and SHx pins to support high peak currents drawn from GVDD and BSTx pins during the turn-on of the external MOSFETs.
- To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a good quality ceramic capacitor must be connected between the high side MOSFET drain and ground.
- In order to avoid large negative transients on the switch node (SHx) pin, the parasitic inductances between the source of the high-side MOSFET and the source of the low-side MOSFET must be minimized.
- In order to avoid unexpected transients, the parasitic inductance of the GHx, SHx, and GLx connections must be minimized. Minimize the trace length and number of vias wherever possible. Minimum 10 mil and typical 15 mil trace width is recommended.
- Resistance between DT and GND must be place as close as possible to device
- Place the gate driver as close to the MOSFETs as possible. Confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area by reducing trace length. This confinement decreases the loop inductance and minimize noise issues on the gate terminals of the MOSFETs.
- In QFN package device variants, NC pins can be connected to GND to increase ground conenction between thermal pad and external ground plane.
- Refer to sections General Routing Techniques and MOSFET Placement and Power Stage Routing in Application Report



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| DRV8770RGER | Active | Production | VQFN (RGE) 24 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8770 |
| DRV8770RGER.A | Active | Production | VQFN (RGE) 24 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 8770 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | U | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DRV8770RGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DRV8770RGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司