

DLPC3421 显示控制器

1 特性

- 适用于 DLP160CP DMD 的显示控制器
- 两个支持的模式:
 - nHD 模式配置
 - 640 × 360 像素屏幕显示
 - 输入帧速率高达 360Hz
 - 支持高达 WVGA 的输入分辨率
 - HD 模式配置
 - 1280 × 720 像素屏幕显示
 - 输入帧速率高达 60Hz
 - 支持高达 HD 的输入分辨率
- 像素数据处理:
 - 内容自适应照明控制 (CAIC)
 - 局部亮度增强 (LABB)
 - 1D 梯形校正
 - 色彩坐标调整
 - 主动电源管理处理
 - 可编程 degamma
 - 色彩空间转换
 - 4:2:2 至 4:4:4 色度插值
- 24 位输入像素接口支持:
 - 并行接口协议
 - 高达 155MHz 的像素时钟
 - 多个输入像素数据格式选项
 - 在 HD 模式下通过 FPGA 连接 FPD-Link
- MIPI[®] DSI (显示屏串行接口)3 类:
 - 1至4条通道,通道速率高达470Mbps
- 支持外部闪存
- 断电时自动 DMD 停止
- 嵌入式帧存储器 (eDRAM)
- 系统特性:
 - I²C 器件控制
 - 可编程启动界面
 - 可编程 LED 电流控制
 - 显示图像旋转
- 与 DLPA2000、DLPA2005 和 DLPA3000PMIC (电源管理集成电路)和 LED 驱动器组合使用


2 应用

- 移动投影仪
- 智能显示
- 智能手机
- 增强现实眼镜
- 智能家居显示
- Pico 投影仪

3 说明

DLPC3421 数字控制器是 DLP160CP 芯片组的组成部 分,为 DLP160CP 数字微镜器件 (DMD) 的运行提供 支持。DLPC3421 控制器在用户电子设备与 DMD 之间 提供了一个便捷的多功能接口,可支持小外形尺寸的低 功耗显示应用。

器件信息							
器件型号 ⁽¹⁾	封装	本体尺寸(标称值)					
DLPC3421	NFBGA (176)	7.00mm × 7.00mm					






图 3-1. 简化版应用 - nHD 模式




图 3-2. 简化版应用 - HD 模式





Table of Contents

1	特性1
2	应用1
-	说明1
4	Pin Configuration and Functions2
5	Specifications12
	5.1 Absolute Maximum Ratings12
	5.2 ESD Ratings12
	5.3 Recommended Operating Conditions13
	5.4 Thermal Information
	5.5 Power Electrical Characteristics
	5.6 Pin Electrical Characteristics
	5.7 Internal Pullup and Pulldown Electrical
	Characteristics
	Characteristics
	5.9 DMD Low-Speed Interface Electrical
	Characteristics
	5.10 System Oscillator Timing Requirements
	5.11 Power Supply and Reset Timing Requirements21
	5.12 Parallel Interface Video Frame Timing
	Requirements
	5.13 Parallel Interface General Timing Requirements23
	5.14 DSI Host Timing Requirements
	5.15 Flash Interface Timing Requirements
	5.16 Other Timing Requirements
	5.17 DMD Sub-LVDS Interface Switching
	Characteristics26
	5.18 DMD Parking Switching Characteristics
	5.19 Chipset Component Usage Specification
6	Detailed Description
	6.1 Overview

6.2 Functional Block Diagram	.27
6.3 Feature Description	28
6.4 Device Functional Modes	45
6.5 Programming	. 45
6.6 Features and System Configuration	. 45
7 Application and Implementation	.46
7.1 Application Information	. 46
7.2 Typical Application	. 46
8 Power Supply Recommendations	50
8.1 PLL Design Considerations	
8.2 System Power-Up and Power-Down Sequence	. <mark>50</mark>
8.3 Power-Up Initialization Sequence	
8.4 DMD Fast Park Control (PARKZ)	
8.5 Hot Plug I/O Usage	. 58
9 Layout	
9.1 Layout Guidelines	
9.2 Layout Example	
10 Device and Documentation Support	
10.1 Device Support	. 69
10.2 Related Documentation	. 71
10.3 Related Links	
10.4 接收文档更新通知	
10.5 支持资源	
10.6 Trademarks	71
10.7 静电放电警告	. 71
10.8 术语表	.71
11 Revision History	. 72
12 Mechanical, Packaging, and Orderable	
Information	
13 Package Option Addendum	
13.1 Packaging Information	. 73

4 Pin Configuration and Functions




图 4-1. ZVB Package 176-Pin NFBGA Bottom View



DLPC3421 ZHCSOV7B - OCTOBER 2021 - REVISED OCTOBER 2024

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	DMD_LS_C LK	DMD_LS_W DATA	DMD_HS_W DATAH_P	DMD_HS_W DATAG_P	DMD_HS_W DATAF_P	DMD_HS_W DATAE_P	DMD_HS_CLK_ P	DMD_HS_W DATAD_P	DMD_HS_W DATAC_P	DMD_HS_W DATAB_P	DMD_HS_W DATAA_P	CMP_OUT	SPI0_CLK	SPI0_CSZ0	CMP_PWI
в	DMD_DEN_ ARSTZ	DMD_LS_R DATA	DMD_HS_W DATAH_N	DMD_HS_W DATAG_N	DMD_HS_W DATAF_N	DMD_HS_W DATAE_N	DMD_HS_CLK_ N	DMD_HS_W DATAD_N	DMD_HS_W DATAC_N	DMD_HS_W DATAB_N	DMD_HS_W DATAA_N	SPI0_DIN	SPI0_DOUT	LED_SEL_1	LED_SEL
с	DD3P	DD3N	VDD	VSS	VDD	VSS	VCC	VSS	VCC	HWTEST_E N	RESETZ	SPI0_CSZ1	PARKZ	GPIO_00	GPIO_01
D	DD2P	DD2N	VDD	VCC	VDD	VSS	VDD	VSS	VDD	VSS	VCC_FLSH	VDD	VDD	GPIO_02	GPIO_03
Е	DCLKP	DCLKN	VDD	VSS								VCC	VSS	GPIO_04	GPIO_05
F	DD1P	DD1N	RREF	VSS								VCC	VDD	GPIO_06	GPIO_07
G	DD0P	DD0N	VSS_PLLM	VSS								VSS	VSS	GPIO_08	GPIO_09
н	PLL_REFCL K_I	VDD_PLLM	VSS_PLLD	VSS								VSS	VDD	GPIO_10	GPIO_11
J	PLL_REFCL K_O	VDD_PLLD	VSS	VDD								VDD	VSS	GPIO_12	GPIO_13
к	PDATA_1	PDATA_0	VDD	VSS								VSS	VCC	GPIO_14	GPIO_15
L	PDATA_3	PDATA_2	VSS	VDD								VDD	VDD	GPIO_16	GPIO_17
м	PDATA_5	PDATA_4	VCC_INTF	VSS	VSS	VDD	VCC_INTF	VSS	VDD	VDD	VCC	VSS	JTAGTMS1	GPIO_18	GPIO_19
N	PDATA_7	PDATA_6	VCC_INTF	PDM_CVS_ TE	HSYNC_CS	3DR	VCC_INTF	HOST_IRQ	IIC0_SDA	IIC0_SCL	JTAGTMS2	JTAGTDO2	JTAGTDO1	TSTPT_6	TSTPT_7
Ρ	VSYNC_WE	DATEN_CM D	PCLK	PDATA_11	PDATA_13	PDATA_15	PDATA_17	PDATA_19	PDATA_21	PDATA_23	JTAGTRSTZ	JTAGTCK	JTAGTDI	TSTPT_4	TSTPT_5
R	PDATA_8	PDATA_9	PDATA_10	PDATA_12	PDATA_14	PDATA_16	PDATA_18	PDATA_20	PDATA_22	IIC1_SDA	IIC1_SCL	TSTPT_0	TSTPT_1	TSTPT_2	TSTPT_3

Note: The lower image view is from the top.

表 4-1. Test Pins and General Control

PIN		I/O	TYPE ⁽⁴⁾	DESCRIPTION	
NAME	NO.	_ " O		DESCRIPTION	
HWTEST_EN	C10	I	6	Manufacturing test enable signal. Connect this signal directly to ground on the PCB for normal operation.	
PARKZ	C13	I	6	DMD fast park control (active low Input with a hysteresis buffer). This signal is used to quickly park the DMD when loss of power is imminent. The longest lifetime of the DMD may not be achieved with the fast park operation; therefore, this signal is intended to only be asserted when a normal park operation is unable to be completed. The PARKZ signal is typically provided from the DLPA200x interrupt output signal.	
JTAGTCK	P12	I	6	TI internal use. Leave this pin unconnected.	
JTAGTDI	P13	I	6	TI internal use. Leave this pin unconnected.	
JTAGTDO1	N13 ⁽¹⁾	0	1	TI internal use. Leave this pin unconnected.	
JTAGTDO2	N12 ⁽¹⁾	0	1	TI internal use. Leave this pin unconnected.	
JTAGTMS1	M13	I	6	TI internal use. Leave this pin unconnected.	
JTAGTMS2	N11	I	6	TI internal use. Leave this pin unconnected.	



表 4-1. Test Pins and General Control (续)

PIN			TYPE ⁽⁴⁾	DESCRIPTION			
NAME	NO.			DESCRIPTION			
JTAGTRSTZ	P11	I	6	TI internal use. This pin must be tied to ground, through an external resistor for normal operation. Failure to tie this pin low during normal operation can cause start up and initialization problems. ⁽²⁾			
RESETZ	C11	I	6	Power-on reset (active low input with a hysteresis buffer). Self-configuration starts when a low-to-high transition is detected on RESETZ. All controller power and clocks must be stable before this reset is de-asserted. No signals are in their active state while RESETZ is asserted. This pin is typically connected to the RESETZ pin of the DLPA200x.			
TSTPT_0	R12	I/O	1				
TSTPT_1	R13	I/O	1	Test pins (includes weak internal pulldown). Pins are tri-stated while RESETZ			
TSTPT_2	R14	I/O	1	is asserted low. Sampled as an input test mode selection control			
TSTPT_3	R15	I/O	1	approximately 1.5µs after de-assertion of RESETZ, and then driven as outputs. ⁽²⁾ (3)			
TSTPT_4	P14	I/O	1	Normal use: reserved for test output. Leave open for normal use.			
TSTPT_5	P15	I/O	1	Note: An external pullup may put the DLPC34xx in a test mode. See $\#$ 6.3.7			
TSTPT_6	N14	I/O	for more information.				
TSTPT_7	N15	I/O	1				

(1) If the application design does not require an external pullup, and there is no external logic that can overcome the weak internal pulldown resistor, then this I/O pin can be left open or unconnected for normal operation. If the application design does not require an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then an external pulldown is recommended to ensure a logic low.

(2) External resistor must have a value of 8k Ω or less to compensate for pins that provide internal pullup or pulldown resistors.

(3) If the application design does not require an external pullup and there is no external logic that can overcome the weak internal pulldown, then the TSTPT I/O can be left open (unconnected) for normal operation. If operation does not call for an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then an external pulldown resistor is recommended to ensure a logic low.

(4) See $\frac{1}{2}$ 4-11 for type definitions.

PIN ^{(1) (2)}		I/O	TYPE ⁽⁴⁾	DESCRIPTION	
NAME	NO.	- 1/0	ITPE	PARALLEL RGB MODE	
PCLK	P3	I	11	Pixel clock	
PDM_CVS_TE	N4	I/O	5	Parallel data mask. Programable polarity with default of active high. Optional signal.	
VSYNC_WE	P1	I	11	Vsync ⁽³⁾	
HSYNC_CS	N5	I	11	Hsync ⁽³⁾	
DATAEN_CMD	P2	I	11	Data valid	
		(TYPICAL R	GB 888)	1	
PDATA_0 PDATA_1 PDATA_2 PDATA_3 PDATA_4 PDATA_5 PDATA_6 PDATA_7	K2 K1 L2 L1 M2 M1 N2 N1	I	11	Blue (bit weight 1) Blue (bit weight 2) Blue (bit weight 4) Blue (bit weight 8) Blue (bit weight 16) Blue (bit weight 32) Blue (bit weight 64) Blue (bit weight 128)	
		(TYPICAL R	GB 888)		

表 4-2. Parallel Port Input



表 4-2. Parallel Port Input (续)								
PIN ^{(1) (2)}	1/0	TYPE ⁽⁴⁾	DESCRIPTION					
NAME	NO.	- I/O	ITPE	PARALLEL RGB MODE				
PDATA_8 PDATA_9 PDATA_10 PDATA_11 PDATA_12 PDATA_13 PDATA_14 PDATA_15	R1 R2 R3 P4 R4 P5 R5 P6	I	11	Green (bit weight 1) Green (bit weight 2) Green (bit weight 4) Green (bit weight 8) Green (bit weight 16) Green (bit weight 32) Green (bit weight 64) Green (bit weight 128)				
		(TYPICAL RO	GB 888)					
PDATA_16 PDATA_17 PDATA_18 PDATA_19 PDATA_20 PDATA_21 PDATA_22 PDATA_22 PDATA_23	R6 P7 R7 P8 R8 P9 R9 P10	I	11	Red (bit weight 1) Red (bit weight 2) Red (bit weight 4) Red (bit weight 8) Red (bit weight 16) Red (bit weight 32) Red (bit weight 64) Red (bit weight 128)				
3DR	N6	I	11	 3D reference For 3D applications: left or right 3D reference (left = 1, right = 0). To be provided by the host. Must transition in the middle of each frame (no closer than 1 ms to the active edge of VSYNC). If a 3D application is not used, pull this input low through an external resistor. 				

. .

(1) PDATA(23:0) bus mapping depends on pixel format and source mode. See later sections for details.

(2) Connect unused inputs to ground or pulldown to ground through an external resistor ($8k \Omega$ or less).

.

(3) VSYNC and HSYNC polarity can be adjusted by software.

(4) See 表 4-11 for type definitions.

表 4-3. DSI Input Data and Clock

PIN				DESCRIPTION	
NAME	NAME NO.			DESCRIPTION	
DCLKN DCLKP	E2 E1	I/O	10	DSI LVDS differential clock for DSI interface.	
DD0N DD0P DD1N DD1P DD2N DD2P DD3N DD3P	G2 G1 F2 F1 D2 D1 C2 C1	I/O	10	Differential data bus for DSI data lane LVDS differential pair inputs 0 through 3. (support a maximum of 4 input DSI lanes) ⁽¹⁾	
RREF	F3			DSI reference resistor. RREF is an analog signal that requires a fixed precision $30k \ 2 \ \pm 1\%$ resistor connected from this pin to ground when DSI is used. If DSI is NOT used, leave this pin unconnected and floating.	

Differential data bus 0 (DD0x) is required for DSI operation. The remaining three data lanes are optional and only needed depending on the implementation and required video bandwidth. Leave any unused DSI LVDS pairs unconnected and floating.

(2) See $\frac{1}{2}$ 4-11 for type definitions.



表 4-4. DMD Reset and Bias Control

PIN				DESCRIPTION	
NAME	NO.		TIFE	DESCRIPTION	
DMD_DEN_ARSTZ	B1	0	2	DMD driver enable (active high). DMD reset (active low). When corresponding I/O power is supplied, the controller drives this signal low after the DMD is parked and before power is removed from the DMD. If the 1.8V power to the DLPC34xx is independent of the 1.8V power to the DMD, then TI recommends including a weak, external pulldown resistor to hold the signal low in case DLPC34xx power is inactive while DMD power is applied.	
DMD_LS_CLK	A1	0	3	DMD low speed (LS) interface clock	
DMD_LS_WDATA	A2	0	3	DMD low speed (LS) serial write data	
DMD_LS_RDATA	B2	I	6	DMD low speed (LS) serial read data	

(1) See $\frac{1}{2}$ 4-11 for type definitions.

表 4-5. DMD Sub-LVDS Interface

PIN				DESCRIPTION			
NAME	NO.		IIFE /	DESCRIPTION			
DMD_HS_CLK_P DMD_HS_CLK_N	A7 B7	0	4	DMD high speed (HS) interface clock			
DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N DMD_HS_WDATA_E_N DMD_HS_WDATA_E_N DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N DMD_HS_WDATA_B_N DMD_HS_WDATA_B_N DMD_HS_WDATA_A_N	A3 B3 A4 B4 A5 B5 A6 B6 A8 B8 A9 B9 A10 B10 A11 B11	0	4	DMD sub-LVDS high speed (HS) interface write data lanes. The true numbering and application of the DMD_HS_WDATA pins depend on the software configuration. See $\frac{1}{5}$ 6-10.			

(1) See $\frac{1}{2}$ 4-11 for type definitions.

表 4-6. Peripheral Interface

PIN ⁽¹⁾	PIN ⁽¹⁾		TYPE ⁽²⁾	DESCRIPTION				
NAME	NO.	I/O		DEGONFTION				
CMP_OUT	A12	I	6	Successive approximation ADC (analog-to-digital converter) comparator output (DLPC34xx Input). To implement, use a successive approximation ADC with a thermistor feeding one input of the external comparator and the DLPC34xx controller GPIO_10 (RC_CHARGE) pin driving the other side of the comparator. It is recommended to use the DLPA200x to achieve this function. CMP_OUT must be pulled-down to ground if this function is not used. (hysteresis buffer)				
CMP_PWM	A15	0	1	TI internal use. Leave this pin unconnected.				
HOST_IRQ ⁽³⁾	N8	0	9	Host interrupt (output) HOST_IRQ indicates when the DLPC34xx auto-initialization is in progress and most importantly when it completes. This pin is tri-stated during reset. An external pullup must be included on this signal.				
IIC0_SCL ⁽⁴⁾	N10	I/O	7	I ² C secondary (port 0) SCL (bidirectional, open-drain signal with input hysteresis): This pin requires an external pullup resistor. The secondary I ² C I/Os are 3.6V tolerant (high-voltage-input tolerant) and are powered by VCC_INTF (which can be 1.8, 2.5, or 3.3V). External I ² C pullups must be connected to a host supply with an equal or higher supply voltage, up to a maximum of 3.6V (a lower pullup supply voltage does not typically satisfy the V _{IH} specification of the secondary I ² C input buffers).				



表 4-6. Peripheral Interface (续)

PIN ⁽¹⁾		I/O	TYPE ⁽²⁾	DESCRIPTION		
NAME	NO.	1/0		DESCRIPTION		
IIC1_SCL	R11	I/O	8	TI internal use. TI recommends an external pullup resistor.		
IIC0_SDA ⁽⁴⁾	N9	I/O	7	I ² C secondary (port 0) SDA. (bidirectional, open-drain signal with input hysteresis): This pin requires an external pullup resistor. The secondary I ² C port is the control port of controller. The secondary I ² C I/O pins are 3.6V tolerant (high-volt-input tolerant) and are powered by VCC_INTF (which can be 1.8, 2.5, or 3.3V). External I ² C pullups must be connected to a host supply with an equal or higher supply voltage, up to a maximum of 3.6V (a lower pullup supply voltage does not typically satisfy the V _{IH} specification of the secondary I ² C input buffers).		
IIC1_SDA	R10	I/O	8	TI internal use. TI recommends an external pullup resistor.		
				LED enable select. Automatically controlled by the DLPC34xx programmable DMD sequence.		
LED_SEL_0	B15	Ο	1	LED_SEL(1:0)Enabled LED00None01Red10Green11Blue		
LED_SEL_1	B14	о	1	The controller drives these signals low when RESETZ is asserted and the corresponding I/O power is supplied. The controller continues to drive these signals low throughout the auto-initialization process. A weak, external pulldown resistor is recommended to ensure that the LEDs are disabled when I/O power is not applied.		
SPI0_CLK	A13	0	13	SPI (Serial Peripheral Interface) port 0, clock. This pin is typically connected to the flash memory clock.		
SPI0_CSZ0	A14	О	13	SPI port 0, chip select 0 (active low output). This pin is typically connected to the flash memory chip select. TI recommends an external pullup resistor to avoid floating inputs to the external SPI device during controller reset assertion.		
SPI0_CSZ1	C12	ο	13	SPI port 0, chip select 1 (active low output). This pin typically remains unused. TI recommends an external pullup resistor to avoid floating inputs to the external SPI device during controller reset assertion.		
SPI0_DIN	B12	I	12	Synchronous serial port 0, receive data in. This pin is typically connected to the flash memory data out.		
SPI0_DOUT	B13	0	13	Synchronous serial port 0, transmit data out. This pin is typically connected to the flash memory data in.		

(1) External pullup resistor must be 8 k Ω or less.

(2) See \overline{a} 4-11 for type definitions.

(3) For more information about usage, see # 6.3.2.

(4) When VCC_INTF is powered and VDD is not powered, the controller may drive the IIC0_xxx pins low which prevents communication on this I²C bus. Do not power up the VCC_INTF pin before powering up the VDD pin for any system that has additional secondary devices on this bus.

PIN ⁽¹)	I/O	TYPE ⁽³⁾	DESCRIPTION ⁽²⁾		
NAME	NO.	"0				
GPIO_19	M15	I/O	1	General purpose I/O 19 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an extern pullup or pulldown to avoid a floating GPIO input.		
GPIO_18	M14	I/O	1	 General purpose I/O 18 (hysteresis buffer). Options: Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input. MTR_SENSE, Motor Sense (Input): For focus motor control applications, this GPIO must be configured as an input to the DLPC34xx and supplied from the focus motor position sensor. 		



表 4-7. GPIO Peripheral Interface (续)

PIN ⁽¹⁾					
NAME	NO.	I/O	TYPE ⁽³⁾	DESCRIPTION ⁽²⁾	
GPIO_17	L15	I/O	1	General purpose I/O 17 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_16	L14	I/O	1	General purpose I/O 16 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_15	K15	I/O	1	General purpose I/O 15 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_14	K14	I/O	1	General purpose I/O 14 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_13	J15	I/O	1	General purpose I/O 13 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_12	J14	I/O	1	General purpose I/O 12 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
				General purpose I/O 11 (hysteresis buffer). Options:	
GPIO_11	H15	I/O	1	 Thermistor power enable (output). Turns on the power to the thermistor when it is used and enabled. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input. 	
				General purpose I/O 10 (hysteresis buffer). Options:	
				1. RC_CHARGE (output): Intended to feed the RC charge circuit of the thermistor interface.	
GPIO_10	H14	I/O	1	 Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input. 	
GPIO_09	G15	I/O	1	General purpose I/O 09 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_08	G14	I/O	1	General purpose I/O 08 (hysteresis buffer). Normal mirror parking request (active low): To be driven by the PROJ_ON output of the host. A logic low on this signal causes the DLPC34xx to PARK the DMD, but it does not power down the DMD (the DLPA200x does that instead). At power-up, GPIO_08 must remain high until HOST_IRQ goes low (see $\# 8.3$).	
GPIO_07	F15	I/O	1	General purpose I/O 07 (hysteresis buffer). If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_06	F14	I/O	1	General purpose I/O 06 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_05	E15	I/O	1	General purpose I/O 05 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.	
GPIO_04	E14	I/O	1	 General purpose I/O 04 (hysteresis buffer). Options: 3D glasses control (output): Controls the shutters on 3D glasses (Left = 1, Right = 0). SPI1_CSZ1 (active-low output): Optional SPI1 chip select 1 signal. Requires an external pullup resistor to deactivate this signal during reset and auto-initialization processes. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input. 	



PIN⁽¹⁾

		表 4-7. GPIO Peripheral Interface (
I/O	TYPE ⁽³⁾	DESCRIPTION ⁽²⁾

CDIO Devinherel Interfe / 4+ \ ± . .

		I/O	TYPE ⁽³⁾	DESCRIPTION ⁽²⁾
NAME	NO.	"0		
GPIO_03	D15	I/O	1	General purpose I/O 03 (hysteresis buffer). SPI1_CSZ0 (active low output): SPI1 chip select 0 signal. This pin is typically connected to the DLPA200x SPI_CSZ pin. Requires an external pullup resistor to deactivate this signal during reset and auto-initialization processes.
GPIO_02	D14	I/O	1	 General purpose I/O 02 (hysteresis buffer). Options: SPI1_DOUT (output): SPI1 data output signal. This pin is typically connected to the DLPA200x SPI_DIN pin. Optional DSI Bus Width Config 1 (input): The controller samples this pin during boot and is used to define the number of lanes used for DSI operation. Requires an external pullup or pulldown resistor to configure as defined in 表 4-8. After boot, this GPIO pin will continue to be used as SPI1_DOUT. Select the external pullup or pulldown resistor to not interfere.
GPIO_01	C15	I/O	1	 General purpose I/O 01 (hysteresis buffer). Options: SPI1_CLK (output): SPI1 clock signal. This pin is typically connected to the DLPA200x SPI_CLK pin. Optional DSI Bus Width Config 0 (input): The controller samples this pin during boot and is used to define the number of lanes used for DSI operation. Requires an external pullup or pulldown resistor to configure as defined in 表 4-8. After boot, this GPIO pin will continue to be used as SPI1_CLK. Select the external pullup or pulldown resistor to not interfere.
GPIO_00	C14	I/O	1	General purpose I/O 00 (hysteresis buffer). SPI1_DIN (input): SPI1 data input signal. This pin is typically connected to the DLPA200x SPI_DOUT pin.

GPIO pins must be configured through software for input, output, bidirectional, or open-drain operation. Some GPIO pins have one or (1) more alternative use modes, which are also software configurable. An external pullup resistor is required for each signal configured as open-drain.

(2) General purpose I/O for the DLPC3421 controllers. These GPIO pins are software configurable.

(3) See 表 4-11 for type definitions.

表 4-8. GPIO_01 and GPIO_02						
GPIO_02	GPIO_01	Number of DSI Data Lanes				
DSI Lane Config 1	DSI Lane Config 0					
0	0	1				
0	1	2				
1	0	3				
1	1	4				

4.9 CPIO 01 and CPIO 02 -

表 4-9. Clock and PLL Support

PIN		I/O	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.			DESCRIPTION	
PLL_REFCLK_I	H1	I		Reference clock crystal input. If an external oscillator is used instead of a crystal, use this pin as the oscillator input.	
PLL_REFCLK_O	J1	0		Reference clock crystal return. If an external oscillator is used instead of a crystal, leave this pin unconnected (floating with no added capacitive load).	

(1) See 表 4-11 for type definitions.



表 4-10. Power and Ground

PIN		I/O	ТҮРЕ	DESCRIPTION		
NAME	NO.	1/0				
VDD	C5, D5, D7, D12, J4, J12, K3, L4, L12, M6, M9, D9, D13, F13, H13, L13, M10, D3, E3	_	PWR	Core 1.1V power (main 1.1V)		
VDDLP12	СЗ	—	PWR	DSI PHY Low Power mode driver supply. It is recommended to externally tie this pin to VDD.		
VSS	C4, D6, D8, D10, E4, E13, F4, G4, G12, H4, H12, J3, J13, K4, K12, L3, M4, M5, M8, M12, G13, C6, C8	_	GND	Core ground (eDRAM, DSI, I/O ground, thermal ground)		
VCC18	C7, C9, D4, E12, F12, K13, M11		PWR	All 1.8V I/O power: (1.8V power supply for RESETZ, PARKZ, LED_SEL, CMP_OUT, GPIO, IIC1, TSTPT, and JTAG pins)		
VCC_INTF	M3, M7, N3, N7	_	PWR	Host or parallel interface I/O power: 1.8V to 3.3V (Includes IIC0, PDATA, video syncs, and HOST_IRQ pins)		
VCC_FLSH	D11	_	PWR	Flash interface I/O power: 1.8V to 3.3V (Dedicated SPI0 power pin)		
VDD_PLLM	H2		PWR	MCG PLL (primary clock generator phase lock loop) 1.1V power		
VSS_PLLM	G3		RTN	MCG PLL return		
VDD_PLLD	J2		PWR	DCG PLL (DMD clock generator phase lock loop) 1.1V power		
VSS_PLLD	H3		RTN	DCG PLL return		

表 4-11. I/O Type Subscript Definition

	I/O	SUPPLY REFERENCE	ESD STRUCTURE		
SUBSCRIPT	DESCRIPTION				
1	1.8V LVCMOS I/O buffer with 8mA drive	V _{cc18}	ESD diode to GND and supply rail		
2	1.8V LVCMOS I/O buffer with 4mA drive	V _{cc18}	ESD diode to GND and supply rail		
3	1.8V LVCMOS I/O buffer with 24mA drive	V _{cc18}	ESD diode to GND and supply rail		
4	1.8V sub-LVDS output with 4mA drive	V _{cc18}	ESD diode to GND and supply rail		
5	1.8V, 2.5V, 3.3V LVCMOS with 4mA drive	V _{cc_INTF}	ESD diode to GND and supply rail		
6	1.8V LVCMOS input	V _{cc18}	ESD diode to GND and supply rail		
7	1.8V, 2.5V, 3.3V I ² C with 3mA drive	V _{cc_INTF}	ESD diode to GND and supply rail		
8	1.8V I ² C with 3mA drive	V _{cc18}	ESD diode to GND and supply rail		
9	1.8V, 2.5V, 3.3V LVCMOS with 8mA drive	V _{cc_INTF}	ESD diode to GND and supply rail		
10	DSI LVDS I/O	V _{DD} for high speed transmit, high speed receive, and low power receive. V _{DDLP12} for low power transmit	ESD diode to GND and supply rail		
11	1.8V, 2.5V, 3.3V LVCMOS input	V _{cc_INTF}	ESD diode to GND and supply rail		
12	1.8V, 2.5V, 3.3V LVCMOS input	V _{cc_FLSH}	ESD diode to GND and supply rail		

Copyright © 2024 Texas Instruments Incorporated



表 4-11. I/O Type Subscript Definition (续)

	I/O	SUPPLY REFERENCE	ESD STRUCTURE		
SUBSCRIPT	DESCRIPTION	SOFFEI KEI EKENCE	LOD STRUCTURE		
13	1.8V, 2.5V, 3.3V LVCMOS with 8mA drive	V _{cc_FLSH}	ESD diode to GND and supply rail		



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
SUPPLY VO	LTAGE ⁽²⁾			
V _(VDD)		- 0.3	1.21	V
V _(VDDLP12)		- 0.3	1.32	V
V _(VCC18)		- 0.3	1.96	V
DMD Sub-L\	/DS Interface (DMD_HS_CLK_x and DMD_HS_WDATA_x_y)	- 0.3	1.96	V
V _(VCC_INTF)		- 0.3	3.60	V
V _(VCC_FLSH)		- 0.3	3.60	V
V _(VDD_PLLM)	(MCG PLL)	- 0.3	1.21	V
V _(VDD_PLLD) (DCG PLL)	- 0.3	1.21	V
V _{I2C buffer} (I/O type 7)		- 0.3	See ⁽³⁾	V
GENERAL				
TJ	Operating junction temperature	- 30	125	°C
T _{stg}	Storage temperature	- 40	125	°C

(1) Stresses beyond those listed under # 5.1 may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under # 5.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to VSS (GND).

(3) I/O is high voltage tolerant; that is, if VCC_INTF = 1.8V, the input is 3.3V tolerant, and if VCC_INTF = 3.3V, the input is 5V tolerant.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _(VDD)	Core power 1.1V (main 1.1V)		1.045	1.10	1.155	V
V _(VDDLP12)	DSI PHY low power mode driver supply	See ⁽³⁾ ⁽⁴⁾	1.045	1.10	1.155	V
V _(VCC18)	All 1.8V I/O power: (1.8V power supply for RESETZ, PARKZ LED_SEL, CMP_OUT, GPIO, IIC1, TSTPT, and JTAG pins.)		1.64	1.80	1.96	V
			1.64	1.80	1.96	
V _(VCC_INTF)	Host or parallel interface I/O power: 1.8 to 3.3V (includes IIC0, PDATA, video syncs, and HOST IRQ pins)	See ⁽¹⁾	2.28	2.50	2.72	5 V 5 V 6 V 6 V 7 2 2 V 3 V 5 V 5 V 5 V 5 V 5 V
			3.02	3.30	3.58	
			1.64	1.80	1.96	
V _(VCC_FLSH)	Flash interface I/O power: 1.8 to 3.3V	See ⁽¹⁾	2.28	2.50	2.72	V
			3.02	3.30	3.58	
V _(VDD_PLLM)	MCG PLL 1.1V power	See ⁽²⁾	1.025	1.100	1.155	V
V _(VDD_PLLD)	DCG PLL 1.1V power	See ⁽²⁾	1.025	1.100	1.155	V
T _A	Operating ambient temperature ⁽⁵⁾		- 30		85	°C
TJ	Operating junction temperature		- 30		105	°C

(1) These supplies have multiple valid ranges.

(2) The minimum voltage is lower than other 1.1V supply minimum to enable additional filtering. This filtering may result in an IR drop across the filter.

(3) It is recommended that VDDLP12 rail is tied to the VDD rail. The DSI LP supply (VDDLP12) is only used for read responses from the controller which are not supported. Because of this, a separate 1.2V rail is not required. If a separate 1.2V supply is already being used to power this rail, a voltage tolerance of ±6.67% is allowed on this separate 1.2V supply.

(4) When the DSI-PHY LP supply (VDDLP12) is fed from a supply separate from VDD, the VDDLP12 power must sequence ON after the 1.1V core supply and must sequence OFF before the 1.1V core supply.

(5) The operating ambient temperature range assumes 0 forced air flow, a JEDEC JESD51 junction-to-ambient thermal resistance value at 0 forced air flow (R_{θ JA} at 0 m/s), a JEDEC JESD51 standard test card and environment, along with minimum and maximum estimated power dissipation across process, voltage, and temperature. Thermal conditions vary by application, and this affects R_{θ JA}. Thus, maximum operating ambient temperature varies by application.

• $T_{a \min} = T_{i \min} - (P_{d \min} \times R_{\theta JA}) = -30^{\circ}C - (0.0 \text{ W} \times 30.3^{\circ}C/W) = -30^{\circ}C$

• T_{a_max} = T_{j_max} - (P_{d_max} × R _{θ JA}) = +105°C - (0.348 W × 30.3°C/W) = +94.4°C

5.4 Thermal Information

			DLPC3421	
	Junction-to-air thermal resistance at 0 m/s of forced airflow ⁽²⁾ at 1 m/s of forced airflow ⁽²⁾ at 2 m/s of forced airflow ⁽²⁾	ZVB (NFBGA)	UNIT	
		176 PINS		
R _{θ JC}			11.2	°C/W
		at 0 m/s of forced airflow ⁽²⁾	30.3	
R _{0 JA}	•	at 1 m/s of forced airflow ⁽²⁾	27.4	°C/W
		at 2 m/s of forced airflow ⁽²⁾	26.6	
ΨJT	Temperature variance from dissipation ⁽³⁾	junction to package top center temperature, per unit power	0.27	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) Thermal coefficients abide by JEDEC Standard 51. R_{θ JA} is the thermal resistance of the package as measured using a JEDEC defined standard test PCB. This JEDEC test PCB is not necessarily representative of the DLPC34xx PCB and thus the reported thermal resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different, it is the best information available during the design phase to estimate thermal performance.

(3) Example: $(0.5 \text{ W}) \times (0.2^{\circ}\text{C/W}) \approx 0.1^{\circ}\text{C}$ temperature rise.



5.5 Power Electrical Characteristics

表 5-1. nHD Mode

over free-air temperature range (unless otherwise noted)

	PARAMETER ⁽¹⁾ ⁽²⁾ ⁽³⁾	TEST CONDITIONS	MIN	TYP ⁽⁴⁾	MAX ⁽⁵⁾	UNIT
		Frame rate = 60Hz		81	109	
(VDD) +	1.1V rails	Frame rate = 120Hz		85	128	mA
I(VDD_PLLM) + I(VDD_PLLD)		Frame rate = 240Hz		115	167	mA
(100 220)		Frame rate = 360Hz		150	205	
		Frame rate = 60Hz		6		
	MCG PLL 1.1V current ⁶	Frame rate = 120Hz		6		
(VDD_PLLM)	MCG PLL 1.1V current	Frame rate = 240Hz		6		mA
		Frame rate = 360Hz		6		
		Frame rate = 60Hz		6		
I(VDD_PLLD)	DCG PLL 1.1V current ⁶	Frame rate = 120Hz		6		mA
	DCG PLL 1.1V current	Frame rate = 240Hz		6		
		Frame rate = 360Hz		6		
		Frame rate = 60Hz		21.2	26.5	
1	All 1.8V I/O current: (1.8V power supply for	Frame rate = 120Hz		21.2	26.5	···· A
(VCC18)	all I/O other than the host or parallel interface and the SPI flash interface)	Frame rate = 240Hz		21.3	26.3	mA
	,	Frame rate = 360Hz		19.9	23.9	
		Frame rate = 60Hz		2		
	Host or parallel interface I/O current: 1.8 to	Frame rate = 120Hz		2		···· A
(VCC_INTF)	3.3 V (includes IIC0, PDATA, video syncs, and HOST IRQ pins) ⁶	Frame rate = 240Hz		2		mA
	_ , ,	Frame rate = 360Hz		2		
		Frame rate = 60Hz		1		
	Flash interface I/O current: 1.8 to 3.3 V^6	Frame rate = 120Hz		1		
(VCC_FLSH)	Flash Interface I/O current: 1.8 to 3.3 V	Frame rate = 240Hz		1	mA	
		Frame rate = 360Hz		1		

(1) Values assume all pins using 1.1V are tied together (including VDDLP12), and programmable host and flash I/O are at the minimum nominal voltage (that is 1.8V).

(2) Input image is 640 × 360 (nHD) 24 bits using VESA reduced blanking v2 timings on the parallel interface at the frame rate shown with the 0.16in HD 和 nHD (DLP160CP) DMD. The controller has the CAIC and LABB algorithms turned off.

(3) The values do not take into account software updates or customer changes that may affect power performance.

(4) Assumes nominal process, voltage, and temperature (25°C nominal ambient) with SMPTE color bar as the nominal input image.

(5) Assumes worst case process, maximum voltage, and high nominal ambient temperature of 65°C with worst case input image.

(6) This rail was not measured due to board limitations. Simulation values are used instead. Simulations assume 12.5% activity factor, 30% clock gating on appropriate domains, and mixed SVT (standard threshold voltage) or HVT (high threshold voltage) cells

表 5-2. HD Mode

over free-air temperature range (unless otherwise noted)

	PARAMETER ⁽¹⁾ ⁽²⁾ ⁽³⁾	TEST CONDITIONS	MIN	TYP ⁽⁴⁾	MAX ⁽⁵⁾	UNIT
I _(VDD) +		Frame rate = 50Hz		106	151	
I _(VDD_PLLM) + I _(VDD_PLLD)	1.1V rails	Frame rate = 60Hz		115	168	mA
1	MCG PLL 1.1V current ⁶	Frame rate = 50Hz		6		mA
(VDD_PLLM)		Frame rate = 60Hz		6		ШA
I _(VDD_PLLD)	DCG PLL 1.1V current ⁶	Frame rate = 50Hz		6		
		Frame rate = 60Hz		6		mA



表 5-2. HD Mode (续)

over free-air temperature range (unless otherwise noted)

	PARAMETER ⁽¹⁾ ⁽²⁾ ⁽³⁾	TEST CONDITIONS	MIN	TYP ⁽⁴⁾	MAX ⁽⁵⁾	UNIT
	All 1.8V I/O current: (1.8V power supply	Frame rate = 50Hz		19.3	23.5	
I _(VCC18)	for all I/O other than the host or parallel interface and the SPI flash interface)	Frame rate = 60Hz		21.3	26.3	mA
	Host or parallel interface I/O current: 1.8	Frame rate = 50Hz		2		
I(VCC_INTF)	to 3.3 V (includes IIC0, PDATA, video syncs, and HOST_IRQ pins) ⁶	Frame rate = 60Hz		2		mA
1	Flash interface I/O current: 1.8 to 3.3 V ⁶	Frame rate = 50Hz		1		mA
I(VCC_FLSH)		Frame rate = 60Hz		1		III/A

(1) Values assume all pins using 1.1V are tied together (including VDDLP12), and programmable host and flash I/O are at the minimum nominal voltage (that is 1.8V).

(2) Input image is 640 × 360 (nHD) 24 bits using VESA reduced blanking v2 timings on the parallel interface at the frame rate shown with the 0.16in HD 和 nHD (DLP160CP) DMD. The controller has the CAIC and LABB algorithms turned off.

(3) The values do not take into account software updates or customer changes that may affect power performance.

(4) Assumes nominal process, voltage, and temperature (25°C nominal ambient) with nominal input images

(5) Assumes worst case process, maximum voltage, and high nominal ambient temperature of 65°C with worst case input image

(6) This rail was not measured due to board limitations. Simulation values are used instead. Simulations assume 12.5% activity factor, 30% clock gating on appropriate domains, and mixed SVT (standard threshold voltage) or HVT (high threshold voltage) cells.



5.6 Pin Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PAF	RAMETER ⁽¹⁾	TEST CONDITIONS ⁽²⁾	MIN	TYP MAX	UNIT
		I ² C buffer (I/O type 7)		0.7 × VCC_INTF	See ⁽³⁾	
		I/O type 1, 2, 3, 6, 8 except pins noted in ⁽⁴⁾	VCC18 = 1.8V	1.17	3.6	
		I/O type 1, 6 for pins noted in ⁽⁴⁾	VCC18 = 1.8V	1.3	3.6	1
V _{IH}	High-level input	I/O type 5, 9, 11	VCC_INTF = 1.8V	1.17	3.6	l v
- 10	threshold voltage	I/O type 12, 13	VCC_FLSH = 1.8V	1.17	3.6	1
		I/O type 5, 9, 11	VCC_INTF = 2.5V	1.7	3.6	1
		I/O type 12, 13	VCC_FLSH = 2.5V	1.7	3.6	1
		I/O type 5, 9, 11	VCC_INTF = 3.3V	2.0	3.6	1
		I/O type 12, 13	VCC_FLSH = 3.3V	2.0	3.6	1
		I ² C buffer (I/O type 7)		- 0.5	0.3 × VCC_INTF	
		I/O type 1, 2, 3, 6, 8 except pins noted in ⁽⁴⁾	VCC18 = 1.8V	- 0.3	0.63	
		I/O type 1, 6 for pins noted in ⁽⁴⁾	VCC18 = 1.8V	- 0.3	0.5	
V _{IL}	Low-level input	I/O type 5, 9, 11	VCC_INTF = 1.8V	- 0.3	0.63	
	threshold voltage	I/O type 12, 13	VCC_FLSH = 1.8V	- 0.3	0.63	V
		I/O type 5, 9, 11	VCC_INTF = 2.5V	- 0.3	0.7	
		I/O type 12, 13		- 0.3	0.7	
		I/O type 5, 9, 11	VCC INTF = 3.3V	- 0.3	0.8	
		I/O type 12, 13	VCC FLSH = 3.3V	- 0.3	0.8	-
		I/O type 1, 2, 3, 6, 8	VCC18 = 1.8V	1.35		
		I/O type 5, 9, 11	VCC_INTF = 1.8V	1.35		-
		I/O type 12, 13	VCC_FLSH = 1.8V	1.35		-
V _{он}	High-level output	I/O type 5, 9, 11	VCC INTF = 2.5V	1.7		v
on	voltage	I/O type 12, 13	VCC FLSH = 2.5V	1.7		
		I/O type 5, 9, 11		2.4		
		I/O type 12, 13	VCC_FLSH = 3.3V	2.4		
		I ² C buffer (I/O type 7)	VCC INTF > 2V		0.4	
		I ² C buffer (I/O type 7)	VCC_INTF < 2V		0.2 × VCC_INTF	
		I/O type 1, 2, 3, 6, 8	VCC18 = 1.8V		0.45	-
	Low lovel sutsut	I/O type 5, 9, 11	VCC_INTF = 1.8V		0.45	1
V _{OL}	Low-level output voltage	I/O type 12, 13			0.45	V
	-	I/O type 5, 9, 11			0.7	-
		I/O type 12, 13			0.7	
		I/O type 5, 9, 11			0.4	1
		I/O type 12, 13	VCC_FLSH = 3.3V		0.4	-



5.6 Pin Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PAR	AMETER ⁽¹⁾	TEST CONDITIONS ⁽²⁾	MIN	ТҮР	МАХ	UNIT
		I/O type 2, 4	VCC18 = 1.8V	2			
		I/O type 5	VCC_INTF = 1.8V	2			
		I/O type 1	VCC18 = 1.8V	3.5			
		I/O type 9	VCC_INTF = 1.8V	3.5			
		I/O type 13	VCC_FLSH = 1.8V	3.5			
I _{OH}	High-level output	I/O type 3	VCC18 = 1.8V	10.6			mA
	current ⁽⁵⁾	I/O type 5	VCC_INTF = 2.5V	5.4			mA
		I/O type 9, 13	VCC_INTF = 2.5V	10.8			
		I/O type 13	VCC_FLSH = 2.5V	10.8			
		I/O type 5	VCC_INTF = 3.3V	7.8			
		I/O type 9	VCC_INTF = 3.3V	15			
		I/O type 13	VCC_FLSH = 3.3V	15			
		I ² C buffer (I/O type 7)		3			
		I/O type 2, 4	VCC18 = 1.8V	2.3			
		I/O type 5	VCC_INTF = 1.8V	2.3			
		I/O type 1	VCC18 = 1.8V	4.6			
		I/O type 9	VCC_INTF = 1.8V	4.6			
		I/O type 13	VCC_FLSH = 1.8V	4.6			
IOL	Low-level output current ⁽⁶⁾	I/O type 3	VCC18 = 1.8V	13.9			mA
	ourione	I/O type 5	VCC_INTF = 2.5V	5.2			
		I/O type 9	VCC_INTF = 2.5V	10.4			
		I/O type 13	VCC_FLSH = 2.5V	10.4			
		I/O type 5	VCC_INTF = 3.3V	4.4			
		I/O type 9	VCC_INTF = 3.3V	8.9			
		I/O type 13	VCC_FLSH = 3.3V	8.9			



5.6 Pin Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PAR	AMETER ⁽¹⁾	TEST CONDITIONS ⁽²⁾	MIN	ТҮР	МАХ	UNIT
		I ² C buffer (I/O type 7)	$V_{12C \text{ buffer}} < 0.1 \times VCC_INTF \text{ or} \\ V_{12C \text{ buffer}} > 0.9 \times VCC_INTF$	- 10		10	
		I/O type 1, 2, 3, 6, 8	VCC18 = 1.8V	- 10		10	
	High-impedance	I/O type 5, 9, 11	VCC_INTF = 1.8V	- 10		10	
I _{OZ}	leakage current	I/O type 12, 13	VCC_FLSH = 1.8V	- 10		10	μA
		I/O type 5, 9, 11	VCC_INTF = 2.5V	- 10		10	
		I/O type 12, 13	VCC_FLSH = 2.5V	- 10		10	
		I/O type 5, 9, 11	VCC_INTF = 3.3V	- 10		10	
		I/O type 12, 13	VCC_FLSH = 3.3V	- 10		10	
		I ² C buffer (I/O type 7)				5	
		I/O type 1, 2, 3, 6, 8	VCC18 = 1.8V	2.6		3.5	
		I/O type 5, 9, 11	VCC_INTF = 1.8V	2.6		3.5	
		I/O type 12, 13	VCC_FLSH = 1.8V	2.6		3.5	
CI	Input capacitance	I/O type 5, 9, 11	VCC_INTF = 2.5V	2.6		3.5	pF
	(including package)	I/O type 12, 13	VCC_FLSH = 2.5V	2.6		3.5	ы
		I/O type 5, 9, 11	VCC_INTF = 3.3V	2.6		3.5	
		I/O type 12, 13	VCC_FLSH = 3.3V	2.6		3.5	
		Sub-LVDS - DMD high speed (I/O type 4)	VCC18 = 1.8V			3	

(1) The I/O type refers to the type defined in $\frac{1}{2}$ 4-11.

(2) Test conditions that define a value for VCC18, VCC_INTF, or VCC_FLSH show the nominal voltage that the specified I/O's supply reference is set to.

(3) I/O is high voltage tolerant; that is, if VCC_INTF = 1.8V, the input is 3.3V tolerant, and if VCC_INTF = 3.3V, the input is 5V tolerant.

(4) Controller pins CMP_OUT, PARKZ, RESETZ, and GPIO_00 through GPIO_19 have slightly varied V_{IH} and V_{IL} range from other 1.8V I/O.

(5) At a high level output signal, the given I/O will be able to output at least the minimum current specified.

(6) At a low level output signal, the given I/O will be able to sink at least the minimum current specified.

5.7 Internal Pullup and Pulldown Electrical Characteristics

over operating free-air temperature (unless otherwise noted)⁽²⁾

INTERNAL PULLUP AND PULLDOWN RESISTOR CHARACTERISTICS	TEST CONDITIONS ⁽¹⁾	MIN	МАХ	UNIT
	VCCIO = 3.3V	29	63	
Weak pullup resistance	VCCIO = 2.5V	38	90	kΩ
	VCCIO = 1.8V	56	148	
	VCCIO = 3.3V	30	72	
Weak pulldown resistance	VCCIO = 2.5V	36	101	kΩ
	VCCIO = 1.8V	52	167	

(1) The resistance is dependent on VCCIO, the pin's supply reference (see a given pins supply reference in $\frac{1}{2}$ 4-11).

(2) An external 8-k Ω pullup or pulldown (if needed) would work for any voltage condition to correctly pull enough to override any associated internal pullups or pulldowns.



5.8 DMD Sub-LVDS Interface Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CM}	Common mode voltage		0.8	0.9	1.0	V
V _{CM} (△ pp) ⁽¹⁾	V _{CM} change peak-to-peak (during switching)				75	mV
V _{CM} (∆ ss) ⁽¹⁾	V _{CM} change steady state		- 10		10	mV
V _{OD} ⁽²⁾	Differential output voltage magnitude		170	250	350	mV
V _{OD} (△)	V _{OD} change (between logic states)		- 10		10	mV
V _{OH}	Single-ended output voltage high		0.825	1.025	1.175	V
V _{OL}	Single-ended output voltage low		0.625	0.775	0.975	V
Tx _{term}	Internal differential termination		80	100	120	Ω
Tx _{load}	100- $Ω$ differential PCB trace (50- $Ω$ transmission lines)		0.5		6	in

(1) See <u>5-1</u>.

(2) V_{OD} is the differential voltage measured across a 100- Ω termination resistance connected directly between the transmitter differential pins. V_{OD} = V_P − V_N, where P and N are the differential output pins. |V_{OD}| is the magnitude of the peak-to-peak voltage swing across the P and N output pins (see § 5-2). V_{CM} cancels out between signals when measured differentially, thus the reason V_{OD} swings relative to zero.





图 5-1. Common Mode Voltage



V_{CM} is removed when the signals are viewed differentially. 图 5-2. Differential Output Signal



5.9 DMD Low-Speed Interface Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER ⁽³⁾	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{OH(DC)}	DC output high voltage for DMD_LS_WDATA and DMD_LS_CLK		0.7 × VCC18		V
V _{OL(DC)}	DC output low voltage for DMD_LS_WDATA and DMD_LS_CLK			0.3 × VCC18	V
V _{OH(AC)} ⁽¹⁾	AC output high voltage for DMD_LS_WDATA and DMD_LS_CLK		0.8 × VCC18	VCC18 + 0.5	V
V _{OL(AC)} ⁽²⁾	AC output low voltage for DMD_LS_WDATA and DMD_LS_CLK		- 0.5	0.2 × VCC18	V
Slew rate	DMD_LS_WDATA and DMD_LS_CLK	$V_{OL(DC)}$ to $V_{OH(AC)}$ for rising edge and $V_{OH(DC)}$ to $V_{OL(AC)}$ for rising edge	1.0	3.0	V/ns
	DMD_DEN_ARSTZ	$V_{OL(AC)}$ to $V_{OH(AC)}$ for rising edge	0.25		1,110
	DMD_LS_RDATA		0.5		

(1) V_{OH(AC)} maximum applies to overshoot. When the DMD_LS_WDATA and DMD_LS_CLK lines include a proper 43- Ω series termination resistor, the DMD operates within the LPSDR input AC specifications.

(2) V_{OL(AC)} minimum applies to undershoot. When the DMD_LS_WDATA and DMD_LS_CLK lines include a proper 43- Ω series termination resistor, the DMD operates within the LPSDR input AC specifications.

(3) See 🛽 5-3 for DMD_LS_CLK, and DMD_LS_WDATA rise and fall times. See 🖾 5-4 for DMD_DEN_ARSTZ rise and fall times.




图 5-3. LS_CLK and LS_WDATA Slew Rate




图 5-4. DMD_DEN_ARSTZ Slew Rate

Copyright © 2024 Texas Instruments Incorporated



5.10 System Oscillator Timing Requirements

			MIN	NOM	MAX	UNIT
f _{clk}	Clock frequency, MOSC (primary oscillator clock) ⁽¹⁾		23.998	24.000	24.002	MHz
t _c	Cycle time, MOSC (clock period) ⁽¹⁾	See 街 5-5	41.663	41.667	41.670	ns
t _{w(H)}	Pulse duration as percent of t _c $^{(2)}$, MOSC, high	50% to 50% reference points (signal)	40%	50%		
t _{w(L)}	Pulse duration as percent of $t_{\rm c}^{\rm (2)},$ MOSC, low	50% to 50% reference points (signal)	40%	50%		
tt	Transition time ⁽²⁾ , MOSC	20% to 80% reference points (rising signal) 80% to 20% reference points (falling signal)			10	ns
t _{jp}	Long-term, peak-to-peak, period jitter ⁽²⁾ , MOSC (that is the deviation in period from ideal period due solely to high frequency jitter)				2%	

(1) The frequency accuracy for MOSC is ±200 PPM. This tolerance range includes impact to accuracy due to aging, temperature, and trim sensitivity. The MOSC input does not support spread spectrum clock spreading.

(2) Applies only when driven by an external digital oscillator.




图 5-5. System Oscillators

5.11 Power Supply and Reset Timing Requirements

			MIN MAX	UNIT
t _{w(L)}	Pulse duration, active low, RESETZ	50% to 50% reference points (signal)	1.25	μs
t _r	Rise time, RESETZ ⁽¹⁾	20% to 80% reference points (signal)	0.5	μs
t _f	Fall time, RESETZ ⁽¹⁾	80% to 20% reference points (signal)	0.5	μs
t _{rise}	Rise time, VDD (during VDD ramp up at turn- on)	0.3 V to 1.045 V (VDD)	1	ms

(1) For more information on RESETZ, see # 4.




图 5-6. Power-Up and Power-Down RESETZ Timing



5.12 Parallel Interface Video Frame Timing Requirements

See Video Timing Parameter Definitions for additional information

			MIN	MAX	UNIT
t _{p_vsw}	Pulse duration - default VSYNC_WE high	50% reference points	1		lines
t _{p_vbp}	Vertical back porch (VBP) - time from the active edge of VSYNC_WE to the active edge of HSYNC_CS for the first active line ⁽¹⁾	50% reference points	2		lines
t _{p_vfp}	Vertical front porch (VFP) - time from the active edge of the HSYNC_CS following the last active line in a frame to the active edge of VSYNC_WE ⁽¹⁾	50% reference points	1		lines
t _{p_tvb}	Total vertical blanking $\ \ \ \ $ the sum of VBP and VFP (t_{p_vbp} + $t_{p_vfp})$	50% reference points	See ⁽¹⁾		lines
t _{p_hsw}	Pulse duration - default HSYNC_CS high	50% reference points	4	128	PCLKs
t _{p_hbp}	Horizontal back porch (HBP) - time from the active edge of HSYNC_CS to the rising edge of DATAEN_CMD	50% reference points	4		PCLKs
t _{p_hfp}	Horizontal front porch (HFP) - time from the falling edge of DATAEN_CMD to the active edge of HSYNC_CS	50% reference points	8		PCLKs

(1) The minimum total vertical blanking is defined by the following equation: $t_{p_tvb}(min) = 6 + [8 \times Max(1, Source_ALPF / DMD_ALPF)]$ lines

- where:
- SOURCE_ALPF = Input source active lines per frame




图 5-7. Parallel Interface Video Frame Timing



5.13 Parallel Interface General Timing Requirements

			MIN	MAX	UNIT
f _{clock}	PCLK frequency		1.0	155.0	MHz
t _{p_clkper}	PCLK period	50% reference points	6.45	1000	ns
t _{p_clkjit}	PCLK jitter	Max f _{clock}		See ⁽¹⁾	
t _{p_wh}	PCLK pulse duration high	50% reference points	2.43		ns
t _{p_wl}	PCLK pulse duration low	50% reference points	2.43		ns
t _{p_su}	Setup time - HSYNC_CS, DATAEN_CMD, PDATA(23:0) valid before the active edge of PCLK	50% reference points	0.9		ns
t _{p_h}	Hold time - HSYNC_CS, DATAEN_CMD, PDATA(23:0) valid after the active edge of PCLK	50% reference points	0.9		ns
t _t	Transition time – all signals	20% to 80% reference points (rising signal) 80% to 20% reference points (falling signal)	0.2	2.0	ns
t _{setup} , 3DR	This is the setup time with respect to VSYNC ⁽²⁾	50% reference points	1.0		ms
t _{hold} , 3DR	This is the hold time with respect VSYNC ⁽³⁾	50% reference points	1.0		ms

Calculate clock jitter (in ns) using this formula: Jitter = $[1 / f_{clock} - 5.76 \text{ ns}]$. Setup and hold times must be met even with clock jitter. In other words, the 3DR signal must change at least 1.0 ms before VSYNC changes. (1)

(2)

In other words, the 3DR signal must not change for at least 1.0 ms after VSYNC changes. (3)




图 5-8. Parallel Interface Pixel Timing

5.14 DSI Host Timing Requirements

These timing requirements describe specific host minimum values that are higher than those specified in the MIPI standards. It is critical for proper operation that the host meet these minimum timing requirements for specified MIPI parameters. The decoded DSI data must also follow all # 5.12.(4)

			MIN	MAX	UNIT
Clock lane	Frequency		80	235	MHz
Data lane	Effective data rate		160	470	Mbps
Number of data lanes	Selectable		1	4	lanes
t _{HS-PREPARE} + t _{HS-ZERO}	During a LP to HS transition, the time that	80MHz to 94MHz HS clock	565		
	the transmitter drives the HS-0 state prior to transmitting the synchronization sequence	95MHz to 235MHz HS clock ⁽¹⁾	465 ⁽²⁾		ns
	Time interval during which the HS receiver	80MHz to 94MHz HS clock		565 ⁽³⁾	
^t hs-settle	ignores any data lane HS transitions, starting from the beginning of T _{HS-PREPARE} ; the HS receiver ignores any data lane transitions before the minimum value, and responds to any data lane transitions after the maximum value	95MHz to 235MHz HS clock		465 ⁽³⁾	ns

(1)Example: At 172MHz and $t_{HS-PREPARE}$ = 51.46ns \rightarrow 51.46ns + $t_{HS-ZERO} \ge$ 465ns. Therefore $t_{HS-ZERO} \ge$ 413.54ns.

Minimum values are higher than those required by the MIPI standard. t_{HS-PREPARE} must be within the MIPI specified range. (2)



(3) Maximum values are higher than those required by the MIPI standard.

(4) DSI applicable only in nHD resolution.



5.15 Flash Interface Timing Requirements

The DLPC34xx flash memory interface consists of a SPI flash serial interface with a programmable clock rate. The DLPC34xx can support 1- to 128-Mb flash memories.^{(2) (3) (4)}

			MIN	MAX	UNIT
f _{clock}	SPI_CLK frequency	See ⁽¹⁾	1.4	36.0	MHz
t _{p_clkper}	SPI_CLK period	50% reference points	27.8	704	ns
t _{p_wh}	SPI_CLK pulse duration high	50% reference points	352		ns
t _{p_wl}	SPI_CLK pulse duration low	50% reference points	352		ns
t _t	Transition time - all signals	20% to 80% reference points (rising signal) 80% to 20% reference points (falling signal)	0.2	3.0	ns
t _{p_su}	Setup time - SPI_DIN valid before SPI_CLK falling edge	50% reference points	10.0		ns
t _{p_h}	Hold time - SPI_DIN valid after SPI_CLK falling edge	50% reference points	0.0		ns
t _{p_clqv}	SPI_CLK clock falling edge to output valid time - SPI_DOUT and SPI_CSZ	50% reference points		1.0	ns
t _{p_clqx}	SPI_CLK clock falling edge output hold time - SPI_DOUT and SPI_CSZ	50% reference points	- 3.0	3.0	ns

(1) This range include the ±200 ppm of the external oscillator (but no jitter).

(2) Standard SPI protocol is to transmit data on the falling edge of SPI_CLK and capture data on the rising edge. The DLPC34xx does transmit data on the falling edge, but it also captures data on the falling edge rather than the rising edge. This process provides support for SPI devices with long clock-to-Q timing. DLPC34xx hold capture timing has been set to facilitate reliable operation with standard external SPI protocol devices.

(3) With the above output timing, DLPC34xx provides the external SPI device 8.2-ns input set-up and 8.2-ns input hold, relative to the rising edge of SPI CLK.

(4) For additional requirements of the external flash device view the # 6.3.3.1 section.




图 5-9. Flash Interface Timing



5.16 Other Timing Requirements

		MIN	MAX	UNIT
$t_{rise}, all^{(1)}$	20% to 80% reference points		10	ns
t_{fall} , all ⁽¹⁾ (2)	80% to 20% reference points		10	ns
t _{rise} , PARKZ ⁽²⁾	20% to 80% reference points		150	ns
t _{fall} , PARKZ ⁽²⁾	80% to 20% reference points		150	ns
t_w , GPIO_08 (PROJ_ON) pulse width low ⁽³⁾		200		ms
I ² C baud rate			100	kHz

(1) Unless noted elsewhere, the following signal transition times are for all DLPC34xx signals.

(2) This is the recommended signal transition time to avoid input buffer oscillations.

(3) When the controller is turned off by setting PROJ_ON low, PROJ_ON must not be brought high again for at least 200 ms. View #8.3 for additional requirements.

5.17 DMD Sub-LVDS Interface Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _R ⁽¹⁾	Differential output rise time				250	ps
t _F ⁽¹⁾	Differential output fall time				250	ps
t _{switch}	DMD HS clock switching rate			1200		Mbps
f _{clock}	DMD HS clock frequency			600		MHz
DCout	DMD HS clock output duty cycle		45%	50%	55%	

(1) Rise and fall times are defined for the differential V_{OD} signal as shown in $\boxed{8}$ 5-2.

5.18 DMD Parking Switching Characteristics

See (2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{park}	Normal park time ⁽¹⁾				20	ms
t _{fast park}	Fast park time ⁽³⁾				32	μs

(1) Normal park time is defined as how long it takes the DLPC34xx controller to complete the parking of the DMD after it receives the normal park request (GPIO_08 goes low).

(2) The oscillator and power supplies must remain active for at least the duration of the park time. The power supplies must additionally be held on for a time after parking is completed to satisfy DMD requirements. See System Power-Up and Power-Down Sequence and the appropriate DMD or PMIC data sheet for more information.

(3) Fast park time is defined as how long it takes the DLPC34xx controller to complete the parking of the DMD after it receives the fast park request (PARKZ goes low).

5.19 Chipset Component Usage Specification

The DLPC3421 is a component of a DLP chipset. Reliable function and operation of the DLP chipset requires that it be used with all components (DMD, PMIC, and controller) of the applicable DLP chipset.

表 5-3. DLPC3421 Supported DMDs and PMICs

DLPC3421 DLP Chipset							
DMD	DLP160CP						
	DLPA2000						
PMIC	DLPA2005						
	DLPA3000						




6 Detailed Description

6.1 Overview

The DLPC3421 is a display controller for the DLP160CP DMD. The DLPC3421 controller is part of the chipset composed of the controller, DLP160CP DMD, and DLPA200x (which includes an LED driver) or DLPA3000 PMIC. When used with the XC7S50-2CSGA324C4493 FPGA, the chipset supports HD Mode. To ensure reliable operation of the DLP chipset, the DLPC34xx must always be used with the supported devices shown in $\frac{1}{8}$ 5-3.

The DLPC34xx display controller provides interfaces along with data and image processing functions that are optimized for small form factor and power-constrained display applications. Applications include projection within mobile projectors, smart displays, smartphones, tablets, augmented reality glasses, mobile accessories, smart home displays, and Pico projectors. The DLPC3421 is not a front-end processor; therefore, standalone projectors must include a separate front-end chip to interface to the outside world (for example, a video decoder, HDMI receiver, or USB I/F chip).

6.2 Functional Block Diagram





6.3 Feature Description

6.3.1 Input Source Requirements

6.3.1.1 Supported Resolution and Frame Rates

表 6-1. Supported Input Source Ranges - nHD Mode ^{(1) (2)}

			S	SOURCE RESOLUT	ION RANGE (pixels	;)	FRAME RATE
INTERFACE	FORMAT ⁽³⁾	IMAGE TYPE	HORIZONTAL		VERTICAL		RANGE
			Landscape	Portrait ⁽⁴⁾	Landscape	Portrait ⁽⁴⁾	(Hz)
	RGB888,		320	N/A	180	N/A	
Parallel	YCrCb888, RGB666, YCrCb666, YCrCb666, RGB565,	YCrCb888, 2D only RGB666, YCrCb666,	640	N/A	360	N/A	48 to 360
			854	N/A	480	N/A	
			320	N/A	180	N/A	48 to 240
DSI ⁽⁵⁾			640	N/A	360	N/A	48 10 240
	Y GrGD4:2:2		854	N/A	480	N/A	48 to 60

(1) The application must remain within specifications for all source interface parameters such as maximum clock rate and maximum line rate.

(2) To achieve the ranges stated, the firmware must support the source parameters. Review the firmware release notes or contact TI to determine the latest available frame rate and input resolution support for a given firmware image.

(3) Bits per pixel does not necessarily equal the number of data pins used on the DLPC34xx controller.

(4) Rotation of the image into Portrait orientation is not supported for this chipset.

(5) Applications may require up to four DSI lanes in order to fully utilize the available DSI bandwidth (and therefore achieve the maximum display rates and resolutions).

表 6-2. Supported Input Source Ranges - HD Mode (1) (2) (5)

			SOURCE RESOLUTION RANGE (pixels)				FRAME RATE	
INTERFACE	FORMAT ⁽³⁾	FORMAT ⁽³⁾ IMAGE TYPE		HORIZONTAL		VERTICAL		
			Landscape	Portrait ⁽⁴⁾	Landscape	Portrait ⁽⁴⁾	(Hz)	
		2D only	640	N/A	360	N/A	48 to 240	
FPD Link	RGB888	2D only	1280	N/A	720	N/A	50±2 60±2	
		3D only ⁽⁶⁾	640	N/A	360	N/A	100 ± 2 Hz, 120 ± 2 Hz	

(1) The application must remain within specifications for all source interface parameters such as maximum clock rate and maximum line rate.

(2) To achieve the ranges stated, the firmware must support the source parameters. Review the firmware release notes or contact TI to determine the latest available frame rate and input resolution support for a given firmware image.


(3) Bits per pixel does not necessarily equal the number of data pins used on the DLPC34xx controller.

(4) Rotation of the image into Portrait orientation is not supported for this chipset.

(5) Input source to FPGA

(6) 3D video is formatted as frame sequential







6.3.1.2 3D Display

For 3D sources, images must be frame sequential (L, R, L, …) when input to the FPGA. Any processing required to unpack 3D images and to convert them to frame sequential input must be done by external electronics prior to inputting the images to the controller. Each 3D source frame input must contain a single eye frame of data, seperated by a VSYNC, where an eye frame contains image data for a single left or right eye. The signal 3DR input to the controller indicates whether the input frame is for the left eye or right eye.

Each DMD frame is displayed at the same rate as the input interface frame rate. \mathbb{S} 6-2 shows the typical timing for a 50-Hz or 60-Hz 3D HDMI source frame, the input interface of the DLPC3421 controller, and the DMD. In general, video frames sent over the HDMI interface pack both the left and right content into the same video frame. GPIO_04 is optionally sent to a transmitter on the system PCB for wirelessly transmitting a sychronization signal to 3D glasses (usually an IR sync signal). The glasses are then in phase with the DMD images displayed. Alternately, $\ddagger 6.3.6$ shows how DLP link pulsescan be used instead.

ſ	FPGA IN_VSYNC		^t vsync_prd 0 Hz or 120 Hz			<u> </u>		
FPGA	FPGA IN_3DR							
	FPGA IN_DATA	Frame 1, Left Eye (640 × 360)		Frame 2, Right Eye		Frame 3, Left Eye		
	FPGA OUT_VSYNC	Γ		ſ				
FPGA Output & ASIC Input	FPGA OUT_3DR	. Γ						
	FPGA OUTPUT DATA	[Frame 1, Left E (640 × 360)	уе	Frame 2, Right I	Eye	Frame 3, Left E	ye
ASIC Output					Frame 1, <mark>Left E</mark> (640 × 360)		Frame 2, Right I	Eye
	ACT_SYNC		Don't Care					
C	Actuator Position		Don't Care					

图 6-2. 3D Frame and Signal Timing

6.3.1.3 Parallel Interface

The parallel interface complies with standard graphics interface protocol, which includes the signals listed in $\frac{1}{6}$ -3.

DESCRIPTION					
vertical sync					
horizontal sync					
data valid					
24-bit data bus					
pixel clock					
parallel data mask (optional)					

表 6-3. Parallel Interface Signals

备注

VSYNC_WE must remain active at all times when using parallel RGB mode. When this signal is no longer active, the display sequencer stops and causes the LEDs to turn off.

The active edge of both sync signals are variable. The *Parallel Interface Frame Timing Requirements* section shows the relationship of these signals.

An optional parallel data mask signal (PDM_CVS_TE) allows periodic frame updates to be stopped without losing the displayed image. When active, PDM_CVS_TE acts as a data mask and does not allow the source image to be propagated to the display. A programmable PDM polarity parameter determines if it is active high or active low. PDM_CVS_TE defaults to active high. To disable the data mask function, tie PDM_CVS_TE to a logic low signal. PDM_CVS_TE must only change during vertical blanking.

The parallel interface supports six data transfer formats. They are as follows:



- 24-bit RGB888 or 24-bit YCbCr888 on a 24 data wire interface
- 18-bit RGB666 or 18-bit YCbCr666 on an 18 data wire interface
- 16-bit YCbCr 4:2:2 (standard sampling assumed to be Y0Cb0, Y1Cr0, Y2Cb2, Y3Cr2, Y4Cb4, Y5Cr4, ...)

The # 6.3.1.3.1 section shows the required PDATA(23:0) bus mapping for these six data transfer formats.

6.3.1.3.1 PDATA Bus - Parallel Interface Bit Mapping Modes

The DLPC3421 can support these mapping modes when not used with the FPGA configuration.




图 6-5. 16-Bit YCbCr-880 I/O Mapping



6.3.1.4 DSI Interface

The DLPC34xx controller supports the industry standard DSI (Display Serial Interface) Type-3 LVDS video interface with up to four lanes. DSI is a source-synchronous, high-speed, low-power, low-cost physical layer. The DSI-PHY unit receives data when it operates in high-speed (HS) mode. The DSI-PHY unit receives and transmits data when it operates in low-power (LP) mode for unidirectional data lanes. Point-to-point lane interconnect can be used for either data or clock signal transmission. The high-speed receiver is a differential line receiver circuit. The low-power receiver is an unterminated, single-ended receiver circuit. Second shows a high-level view of the DSI interface.


For a given frame rate, the DSI high-speed (HS) clock frequency must be fixed. If a different DSI clock frequency is ever needed (such as to support another frame rate), an I²C command must be sent to the controller with the updated HS clock frequency.

MIPI refers to the Mobile Industry Processor Interface standard.

Various DSI requirements and features of the DLPC34xx are as follows:

- compliant with the DSI-MIPI Specification for Display Serial Interface (V 1.02.00) except for those items noted in the DSI Host Timing Requirements table
- compliant with D-PHY standard MIPI Specification (V 1.0)
- MIPI DSI Type 3 architecture
- supports display resolutions shown in \ddagger 6.3.1.1
- supports video mode (command mode not supported)
- MIPI DCSSM (Display Command SetSM) commands sent over DSI not supported (send commands via I²C instead)
- supports multiple packets per transmission
- supports trigger messages in the forward direction
- data lanes configurable from one to four channels
- EOT (End of Transfer) command is supported and must be enabled
- CRC (cyclic redundancy check) and ECC (error correction code) for header supported
 - CRC and ECC can be disabled
- checksum for long packets with error reporting (but no ECC)
- supports one virtual channel for video mode
- supports burst mode
- supports non-burst with sync pulses and with sync event
- BTA (bus turn-around) mode not supported and must be disabled in the DSI host processor
- LP mode is required during vertical blanking and vertical sync. LP mode is not supported between pixel lines (i.e. HS blanking must be used for horizontal blanking and horizontal sync)
- an active DSI HS clock is required during LP blanking





- one clock lane

- one bi-directional data lane (Data0)

- up to three additional uni-directional data lanes (Data1, Data2, and Data3)

图 6-6. DSI High Level View

The differential DSI clock lane (DCLKN and DCLKP) must be in the LP11 (Idle) state upon the de-assertion of RESETZ (zero-to-one transition) and must remain in this state until HOST_IRQ is de-asserted (one-to-zero transition) to ensure proper DSI initialization.

The controller requires differential data lane '0' (DD0N:DD0P) for DSI operation. The three remaining data lanes are optional depending on the desired input resolution and frame rate. Not all display resolutions and frame rates are supported without using all four data lanes.

The state of GPIO (2:1) pins upon the de-assertion of RESETZ (zero-to-one transition) determines the number of DSI data lanes that are enabled for both LP and HS bus operation.


DSI supported data transfer formats are as follows:

- 24-bit RGB888 each pixel uses 3 bytes
- 18-bit RGB666 each pixel packed into 2 or more bytes
- 18-bit RGB666 each pixel loosely packed into 3 bytes
- 16-bit 4:2:2 YCbCr each pixel uses 2 bytes



6.3.2 Device Startup

- The HOST_IRQ signal is provided to indicated when the system has completed auto-initialization.
- While reset is applied, HOST_IRQ is tri-stated (an external pullup resistor pulls the line high).
- HOST_IRQ remains tri-stated (pulled high externally) until the boot process completes. While the signal is pulled high, this indicates that the controller is performing boot-up and auto-initialization.
- As soon as possible after the controller boots-up, the controller drives HOST_IRQ to a logic high state to indicate that the controller is continuing to perform auto-initialization (no real state changes occur on the external signal).
- The software sets HOST_IRQ to a logic low state at the completion of the auto-initialization process. At the falling edge of the signal, the initialization is complete.
- The DLPC34xx controller is ready to receive commands through I²C or accept video over the DSI or the parallel interface only after auto-initialization is complete.
- The controller initialization typically completes (HOST_IRQ goes low) within 500 ms of RESETZ being asserted. However, this time may vary depending on the software version and the contents of the user configurable auto initialization file.



t0: rising edge of RESETZ; auto-initialization begins

t1: falling edge of HOST_IRQ; auto-initialization is complete

图 6-7. HOST_IRQ Timing

6.3.3 SPI Flash

6.3.3.1 SPI Flash Interface

The DLPC34xx controller requires an external SPI serial flash memory device to store the firmware. Follow the below guidelines and requirements in addition to the requirements listed in the *Flash Interface Timing Requirements* section.

The controller supports a maximum flash size of 128Mb (16MB). See the DLPC34xx Validated SPI Flash Device Options table for example compatible flash options. The minimum required flash size depends on the size of the utilized firmware. The firmware size depends upon a variety of factors including the number of sequences, lookup tables, and splash images.

The DLPC34xx controller uses a single SPI interface that complies to industry standard SPI flash protocol. The device will begin accessing the flash at a nominal 1.42MHz frequency before running at a nominal 30MHz rate. The flash device must support these rates.

The controller has two independent SPI chip select (CS) control lines. Ensure that the chip select pin of the flash device is connects to SPI0_CSZ0 as the controller boot routine is executes from the device connected to chip select zero. The boot routine uploads program code from flash memory to program memory then transfers control to an auto-initialization routine within program memory.

The DLPC34xx is designed to support any flash device that is compatible with the modes of operation, features, and performance as defined in the Additional DLPC34xx SPI Flash Requirements table below $\frac{1}{5}$ 6-4, $\frac{1}{5}$ 6-5, and $\frac{1}{5}$ 6-6.

表 6-4. Additional DLPC34xx SPI Flash Requirements

FEATURE	DLPC34xx REQUIREMENT				
SPI interface width	Single				
SPI polarity and phase settings	SPI mode 0				
Fast READ addressing	Auto-incrementing				
Programming mode	Page mode				
Page size	256B				
Sector size	4KB sector				
Block size	Any				
Block protection bits	0 = Disabled				
Status register bit(0)	Write in progress (WIP), also called flash busy				
Status register bit(1)	Write enable latch (WEN)				
Status register bits(6:2)	A value of 0 disables programming protection				
Status register bit(7) Status register write protect (SRWP)					
Status register bits(15:8) (that is expansion status byte)	Because the DLPC34xx controller supports only single-byte status register R/W command execution, it may not be compatible with flash devices that contain an expansion status byte. However, as long as the expansion status byte is considered optional in the byte 3 position and any write protection control in this expansion status byte defaults to unprotected, then the flash device is likely compatible with the DLPC34xx.				

The DLPC34xx controller is intended to support flash devices with program protection defaults of either enabled or disabled. The controller assumes the default is enabled and proceeds to disable any program protection as part of the boot process.

The DLPC34xx issues these commands during the boot process:

- A write enable (WREN) instruction to request write enable, followed by
- A read status register (RDSR) instruction (repeated as needed) to poll the write enable latch (WEL) bit
- After the write enable latch (WEL) bit is set, a write status register (WRSR) instruction that writes 0 to all 8 bits (this disables all programming protection)

Prior to each program or erase instruction, the DLPC34xx controller issues similar commands:

- · A write enable (WREN) instruction to request write enable, followed by
- A read status register (RDSR) instruction (repeated as needed) to poll the write enable latch (WEL) bit
- After the write enable latch (WEL) bit is set, the program or erase instruction

Note that the flash device automatically clears the write enable status after each program and erase instruction.

表 6-5. SPI Flash Instruction OpCode and Access Profile Compatibility Requirements

SPI FLASH COMMAND	BYTE 1 (OPCODE)	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
Fast READ (1 output)	0x0B	ADDRS(0)	ADDRS(1)	ADDRS(2)	dummy	DATA(0) ⁽¹⁾
Read status	0x05	N/A	N/A	STATUS(0)		
Write status	0x01	STATUS(0)	See ⁽²⁾			
Write enable	0x06					
Page program	0x02	ADDRS(0)	ADDRS(1)	ADDRS(2)	DATA(0) ⁽¹⁾	
Sector erase (4KB)	0x20	ADDRS(0)	ADDRS(1)	ADDRS(2)		
Chip erase	0xC7					

(1) Shows the first data byte only. Data continues.

(2) Access to a second (expansion) write status byte not supported by the DLPC34xx controller.

表 6-6 below and the *Flash Interface Timing Requirements* section list the specific timing compatibility requirements for a DLPC34xx compatible flash device.

SPI FLASH TIMING PARAMETER ⁽¹⁾ ⁽²⁾	SYMBOL	ALTERNATE SYMBOL	MIN	MAX	UNIT	
Access frequency (all commands)	FR	f _C	≤ 1.4	≥ 30.1	MHz	
Chip select high time (also called chip select deselect time)	t _{SHSL}	t _{CSH}	≤ 200		ns	
Output hold time	t _{CLQX}	t _{HO}	≥ 0		ns	
Clock low to output valid time	t _{CLQV}	t _V		≤ 11	ns	
Data in set-up time	t _{DVCH}	t _{DSU}	≤ 5		ns	
Data in hold time	t _{CHDX}	t _{DH}	≤ 5		ns	

表 6-6. SPI Flash Key Timing Parameter Compatibility Requirements

(1) The timing values apply to the specification of the peripheral flash device, not the DLPC34xx controller. For example, the flash device minimum access frequency (FR) must be 1.4MHz or less and the maximum access frequency must be 30.1MHz or greater.

(2) The DLPC34xx does not drive the HOLD or WP (active low write protect) pins on the flash device, and thus these pins must be tied to a logic high on the PCB through an external pullup.

In order for the DLPC34xx controller to support 1.8V, 2.5V, or 3.3V serial flash devices, the VCC_FLSH pin must be supplied with the corresponding voltage. The DLPC34xx Validated SPI Flash Device Options table contains a list of validated 1.8V, 2.5V, or 3.3V compatible SPI serial flash devices supported by the DLPC34xx controller.

表 6-7. DLPC34x	x Validated SPI FI	ash Device Option	s ⁽¹⁾ ⁽²⁾ ⁽³⁾
----------------	--------------------	-------------------	---

VENDOR	PART NUMBER	PACKAGE SIZE						
1.8-V COMPATIBLE DEVICES								
Winbond	W25Q40BWUXIG	2 × 3mm USON						
Macronix	MX25U4033EBAI-12G	1.43 × 1.94mm WLCSP						
Macronix	MX25U8033EBAI-12G	1.68 × 1.99mm WLCSP						
2.5- OR 3.3-V COMPATIBLE DEVICES								
Winbond	W25Q16CLZPIG	5 × 6mm WSON						
	VENDOR 1.8-V Winbond Macronix Macronix 2.5- OR 3	VENDORPART NUMBER1.8-V COMPATIBLE DEVICESWinbondW25Q40BWUXIGMacronixMX25U4033EBAI-12GMacronixMX25U8033EBAI-12G2.5- OR 3.3-V COMPATIBLE DEVICES						

(1) The flash supply voltage must equal VCC_FLSH supply voltage on the DLPC34xx controller. Make sure to order the device that supports the correct supply voltage as multiple voltage options are often available.

(2) Numonyx (Micron) serial flash devices typically do not support the 4KB sector size compatibility requirement for the DLPC34xx controller.

(3) The flash devices in this table have been formally validated by TI. Other flash options may be compatible with the DLPC34xx controller, but they have not been formally validated by TI.



6.3.3.2 SPI Flash Programming

The SPI pins of the flash can directly be driven for flash programming while the DLPC34xx controller I/Os are tristated. SPI0_CLK, SPI0_DOUT, and SPI0_CSZ0 I/O can be tri-stated by holding RESETZ in a logic low state while power is applied to the controller. The logic state of the SPI0_CSZ1 pin is not affected by this action. Alternatively, the DLPC34xx controller can program the SPI flash itself when commanded via I²C if a valid firmware image has already been loaded and the controller is operational.

6.3.4 I²C Interface


Both of the DLPC34xx I²C interface ports support a 100kHz baud rate. Because I²C interface transactions operate at the speed of the slowest device on the bus, there is no requirement to match the speed of all devices in the system.

6.3.5 Content Adaptive Illumination Control (CAIC)


Content Adaptive Illumination control (CAIC) is part of the IntelliBright[®] suite of advanced image processing algorithms that adaptively enhances brightness and reduces power. In common real-world image content most pixels in the images are well below full scale for the R (red), G (green), and B (blue) digital channels input to the DLPC34xx. As a result of this, the average picture level (APL) for the overall image is also well below full scale, and the dynamic range for the collective set of pixel values is not fully used. CAIC takes advantage of the headroom between the source image APL and the top of the available dynamic range of the display system.


CAIC evaluates images on a frame-by-frame basis and derives three unique digital gains, one for each of the R, G, and B color channel. During image processing, CAIC applies each gain to all pixels in the associated color channel. The calculated gain is applied to all pixels in that channel so that the pixels as a group collectively shift upward and as close to full scale as possible. To prevent any image quality degradation, the gains are set at the point where just a few pixels in each color channel are clipped. The Source Pixels for a Color Channel and Pixels for a Color Channel After CAIC Processing figures below show an example of the application of CAIC for one color channel.

图 6-8.



(1) APL = 110






(1) APL = 166 (2) Channel gain = 166/110 = 1.51

图 6-9. Pixels for a Color Channel After CAIC Processing

Above, 🕅 6-9 shows the gain that is applied to a color processing channel inside the DLPC34xx. Additionally, CAIC adjusts the power for the R, G, and B LED by commanding different LED currents. For each color channel of an individual frame, CAIC intelligently determines the optimal combination of digital gain and LED power. The user configurable CAIC settings heavily influence the amount of digital gain that is applied to a color channel and the LED power for that color.





(1) With CAIC enabled, if red and blue LEDs require less than nominal power for a given input image, the red and blue LED power will reduce.

图 6-10. CAIC Power Reduction Mode (for Constant Brightness)

As CAIC applies a digital gain to each color channel and adjusts the power to each LED, CAIC ensures the resulting color balance in the final image matches the target color balance for the projector system. Thus, the effective displayed white point of images is held constant by CAIC from frame to frame.

CAIC can be used to increase the overall image brightness while holding the total power for all LEDs constant, or CAIC can be used to hold the overall image brightness constant while decreasing LED power. In summary, CAIC has two primary modes of operation:

- Power reduction mode holds overall image brightness constant while reducing LED power
- Enhanced brightness mode holds overall LED power constant while enhancing image brightness

In power reduction mode, since the R, G, and B channels can be gained up by CAIC inside the DLPC34xx, the LED power can be reduced for any color channel until the brightness of the color on the screen is unchanged. Thus, CAIC can achieve an overall LED power reduction while maintaining the same overall image brightness as if CAIC was not used. 🕅 6-10 shows an example of LED power reduction by CAIC for an image where the red and blue LEDs can consume less power.

In enhanced brightness mode the R, G, and B channels can be gained up by CAIC with LED power generally being held constant. This results in an enhanced brightness with no power savings.

While there are two primary modes of operation described, the DLPC34xx actually operates within the extremes of pure power reduction mode and enhanced brightness mode. The user can configure which operating mode the DLPC34xx will more closely follow by adjusting the CAIC gain setting as described in the software programmer's guide.

In addition to the above functionality, CAIC also can be used as a tool with which FOFO (full-on full-off) contrast on a projection system can be improved. While operating in power reduction mode, the DLPC34xx reduces LED power as the intensity of the image content for each color channel decreases. This process will result in the LEDs operating at nominal settings with full-on content (a white screen) and reducing power output until the dimmest possible content (a black screen) is reached. In this latter case, the LEDs will be operating at minimum power output capacity and thus producing the minimum possible amount of off-state light. This optimization provided by CAIC will thereby improve FOFO contrast ratio. The given contrast ratio will further increase as nominal LED current (full-on state) is increased.

6.3.6 3D Glasses Operation



6.3.6.1

When using 3D glasses (with 3D video input and appropriate software support), the controller outputs sync information to align the left eye and right eye shuttering in the glasses with the displayed DMD image frames. 3D glasses typically use either Infrared (IR) transmission or DLP Link[™] technology to achieve this synchronization.


One glasses type uses an IR transmitter on the system PCB to send an IR sync signal to an IR receiver in the glasses. In this case, the DLPC34xx controller output signal GPIO_04 can be used to cause the IR transmitter to send an IR sync signal to the glasses. \mathbb{R} 6-11 shows the timing sequence for the GPIO_04 signal.

The second type of glasses relies on sync information that is encoded into the light that is output from the projection lens. This approach uses the DLP Link feature for 3D video. Many 3D glasses from different suppliers are built using this method. The advantage of using the DLP Link feature is that it takes advantage of existing projector hardware to transmit the sync information to the glasses. This method may give an advantage in cost, size, and power savings in the projector.

39

DLPC3421 ZHCSOV7B - OCTOBER 2021 - REVISED OCTOBER 2024

When using DLP Link technology, one light pulse per DMD frame is output from the projection lens while the glasses have both shutters closed. To achieve this, the DLPC34xx tells the DLPAxxxx when to turn on the illumination source (typically LEDs or lasers) so that an encoded light pulse is output once per DMD frame. Because the shutters in the glasses are both off when the pulse is sent, the projector illumination source is also off except when the light is sent to create the pulse. The pulses may use any color; however, due to the transmission property of the eye-glass LCD shutter lenses and the sensitivity of the white-light sensor used on the eye-glasses, it is highly recommended that blue is not used for pulses. Red pulses are the recommended color to use. [8] 6-11 shows 3D timing information. [8] 6-12 and $\frac{1}{2}$ 6-8 show the timing for the light pulses when using the DLP Link feature.




(2) 3DR must toggle 1 ms before VSYNC.

t1: both shutters turned off.

t2: next shutter turned on.





The time offset of DLP Link pulses at the end of a subframe alternates between B and B+D where D is the delta offset.

图 6-12. 3D DLP Link Pulse Timing

表 6-8. 3D DLP Link Timing						
HDMI SOURCE FRAME RATE (Hz) ⁽¹⁾	DLPC34xx INPUT FRAME RATE (Hz)	A (µs)	В (µs)	С (µs)	D (µs)	Ε (μs)
49.0	98	20 - 32 (31.8 nominal)	> 500	> 622	128 - 163 (161.6 nominal)	> 2000
50.0	100	20 - 32 (31.2 nominal)	> 500	> 658	128 - 163 (158.4 nominal)	> 2000
51.0	102	20 - 32 (30.6 nominal)	> 500	> 655	128 - 163 (155.3 nominal)	> 2000
59.0	118	20 - 32 (26.4 nominal)	> 500	> 634	128 - 163 (134.2 nominal)	> 2000
60.0	120	20 - 32 (26.0 nominal)	> 500	> 632	128 - 163 (132.0 nominal)	> 2000
61.0	122	20 - 32 (25.6 nominal)	> 500	> 630	128 - 163 (129.8 nominal)	> 2000

(1) Timing parameter C is always the sum of B+D.



6.3.7 Test Point Support

The DLPC34xx test point output port, TSTPT_(7:0), provides selected system calibration and controller debug support. These test points are inputs when reset is applied. These test points are outputs when reset is released. The controller samples the signal state upon the release of system reset and then uses the captured value to configure the test mode until the next time reset is applied. Because each test point includes an internal pulldown resistor, external pullups must be used to modify the default test configuration.

The default configuration (b000) corresponds to the TSTPT_(2:0) outputs remaining tri-stated to reduce switching activity during normal operation. For maximum flexibility, a jumper to external pullup resistors is recommended for TSTPT_(2:0). The pullup resistors on TSTPT_(2:0) can be used to configure the controller for a specific mode or option. TI does not recommend adding pullup resistors to TSTPT_(7:3) due to potentially adverse effects on normal operation. For normal use TSTPT_(7:3) should be left unconnected. The test points are sampled only during a 0-to-1 transition on the RESETZ input, so changing the configuration after reset is released does not have any effect until the next time reset asserts and releases. $\gtrsim 6-9$ describes the test mode selections for one programmable scenario defined by TSTPT_(2:0).

TSTPT OUTPUT VALUE ⁽¹⁾	NO SWITCHING ACTIVITY	CLOCK DEBUG OUTPUT					
ISTPI OUTPUT VALUE	TSTPT_(2:0) = 0b000	TSTPT_(2:0) = 0b010					
TSTPT_0	HI-Z	60MHz					
TSTPT_1	HI-Z	30MHz					
TSTPT_2	HI-Z	0.7 to 22.5MHz					
TSTPT_3	HI-Z	HIGH					
TSTPT_4	HI-Z	LOW					
TSTPT_5	HI-Z	HIGH					
TSTPT_6	HI-Z	HIGH					
TSTPT_7	HI-Z	7.5MHz					

表 6-9. Test Mode	Soloction	Sconario	Dofined b	W TOTOT	(2.0)
衣 o-g. Test Moue	Selection	Scenario	Denned r	יאואוא	(2.0)

(1) These are default output selections. Software can reprogram the selection at any time.



6.3.8 DMD Interface

The DLPC34xx controller DMD interface consists of one high-speed (HS), 1.8V sub-LVDS, output-only interface and one low speed (LS), 1.8V LVCMOS SDR interface with a typical fixed clock speed of 120MHz.


6.3.8.1 Sub-LVDS (HS) Interface

Internal software selection allows the controller to support multiple DMD interface swap configurations. These options can improve board layout by remapping specific combinations of DMD interface lines to other DMD interface lines as needed. \gtrsim 6-10 shows the four options available for the DLP160CP DMD.

C				
Option 1	Option 2	Option 3	Option 4	DMD PINS
Swap Control = x0	Swap Control = x2	Swap Control = x1	Swap Control = x3	
HS_WDATA_D_P	HS_WDATA_E_P	HS_WDATA_H_P	HS_WDATA_A_P	Input DATA_p_0
HS_WDATA_D_N	HS_WDATA_E_N	HS_WDATA_H_N	HS_WDATA_A_N	Input DATA_n_0
HS_WDATA_C_P	HS_WDATA_F_P	HS_WDATA_G_P	HS_WDATA_B_P	Input DATA_p_1
HS_WDATA_C_N	HS_WDATA_F_N	HS_WDATA_G_N	HS_WDATA_B_N	Input DATA_n_1
HS_WDATA_F_P	HS_WDATA_C_P	HS_WDATA_B_P	HS_WDATA_G_P	Input DATA_p_2
HS_WDATA_F_N	HS_WDATA_C_N	HS_WDATA_B_N	HS_WDATA_G_N	Input DATA_n_2
HS_WDATA_E_P	HS_WDATA_D_P	HS_WDATA_A_P	HS_WDATA_H_P	Input DATA_p_3
HS_WDATA_E_N	HS_WDATA_D_N	HS_WDATA_A_N	HS_WDATA_H_N	Input DATA_n_3

表 6-10. DLP160CP DMD - Controller to 4-Lane DMD Pin Mapping Options





120-MHz SDR (Low Speed)

图 6-13. DLP160CP DMD Interface Example

The sub-LVDS high-speed interface waveform quality and timing on the DLPC34xx controller depends on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the *DMD Control and Sub-LVDS Signals* layout section is provided as a reference of an interconnect system that satisfy both waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB signal integrity). Variation from these recommendations may also work, but should be confirmed with PCB signal integrity analysis or lab measurements.





6.4 Device Functional Modes

The DLPC34xx controller has two functional modes (ON and OFF) controlled by a single pin, PROJ_ON (GPIO_08).

- When the PROJ_ON pin is set high, the controller powers up and can be programmed to send data to the DMD.
- When the PROJ_ON pin is set low, the controller powers down and consumes minimal power.

6.5 Programming

The DLPC34xx controller contains an Arm[®] Cortex[®]-M3 processor with additional functional blocks to enable video processing and control. TI provides software as a firmware image. The customer is required to flash this firmware image onto the SPI flash memory. The DLPC34xx controller loads this firmware during startup and regular operation. The controller and its accompanying DLP chipset requires this proprietary software to operate. The available controller functions depend on the firmware version installed. Different firmware is required for different chipset combinations (such as when using different PMIC devices). See *Documentation Support* at the end of this document or contact TI to view or download the latest published software.

Users can modify software behavior through I²C interface commands. For a list of commands, view the software user's guide accessible through the *Documentation Support* page.

6.6 Features and System Configuration

Feature		nHD Configuration	HD Configuration	
FPGA (XC7S50-	2CSGA324C4493)	No	Yes	
Resolutio	n on screen	640×360	1280×720	
Input fram	ie rate	Up to 360Hz	720p up to 60Hz	
			640×360 up to 240Hz	
Interface		1		
	Parallel Interface	Yes	No	
	DSI	Yes	No	
	FPD-Link	No	Yes	
Data form	at	1	1	-
	RGB888	Yes	Yes	
	YCrCb888	Yes	No	
	RGB666	Yes	No	
	RGB656	Yes	No	
	YCrCb565	Yes	No	
	YCrCb4:2:2	Yes	No	
PMIC IC :	Supported			
	DLPA2000	Yes	Yes	
	DLPA2005	Yes	Yes	
	DLPA3000	No	Yes	-

表 6-11. Features and System Configuration



7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Application Information

The DLPC34xx controller is used with the DLP160CP DMD to provide a reliable display solution for many data and video display applications. The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into projection or collection optics. The optical architecture of the system and the format of the image digital data coming into the DLPC34xx are what primarily determine the application requirements.

Click these links to find more information about typical applications:

Mobile projector, Smart display, Smartphone, Tablet (multimedia), Augmented reality glasses, Smart home display, or Pico projector.

7.2 Typical Application

7.2.1 Typical Application—nHD Mode

A common application when using the DLPC34xx controller with the DLP160CP DMD and the DLPA200x PMIC/LED driver is to create a Pico projector embedded in a handheld product. For example, a Pico projector may be embedded in a smartphone, a tablet, or a camera. The controller in the Pico projector embedded module typically receives images from a host processor within the product.




图 7-1. Typical Simplified Application Schematic—nHD Mode (Using DLPA200x)



7.2.2 Typical Application—HD Mode

The DLPC3421 controller when combined with the FPGA and supporting firmware is used to create a Pico projector capable of displaying an HD (1280x 720) image on screen. The FPGA in the system receives images from the host processor over an FPD-Link interface within the product.




图 7-2. Typical Simplified Application Schematic—HD Mode (Using DLPA200x)




图 7-3. Typical Simplified Application Schematic—HD Mode (Using DLPA3000)

Copyright © 2024 Texas Instruments Incorporated

TEXAS



7.2.3 Design Requirements

A Pico projector can be created by using the DLP chipset that includes the DLP160CP DMD, the DLPC34xx controller, and the DLPA200x/DLPA3000PMIC/LED driver. The DLPC34xx controller processes the digital images, the DLPA200x/DLPA3000 PMIC provides the analog functions for the chipset, and the DMD displays the image for projection.

In addition to the three DLP devices in the chipset, other components may be needed. At a minimum, a flash device is needed to store the firmware that controls the DLPC34xx controller.

The illumination light applied to the DMD is typically from red, green, and blue LEDs. These LEDs are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the Pico projector.

To receive images, connect the DLPC34xx controller to the host processor using the parallel (or potentially DSI) interface. To send commands to the controller, connect it to the host processor using the l²C interface.

The only required power supplies that are external to the projector system chipset are the battery (SYSPWR) and possibly a regulated 1.8V supply (some TI PMICs generate the 1.8V supply but the DLPA200x does not).

The entire projector chipset can be turned on and off by using the signal called PROJ_ON. When PROJ_ON is high, the chipset turns on and can begin displaying images. When PROJ_ON is set low, the projector chipset turns off and draws just microamps of current on SYSPWR. If 1.8V is supplied separately from the PMIC (as is the case with the DLPA200x), when PROJ_ON is set low, the 1.8V supply can continue to be left at 1.8V and used by other non-projector sections of the product.


7.2.4 Detailed Design Procedure

For connecting the DLP160CP DMD, DLPC34xx controller, and DLPA200x/DLPA3000 PMIC, see the reference design schematic and board layout TIDA-080002. When a circuit board layout is created from this schematic, a small circuit board is possible. Follow the layout guidelines to design a reliable projector.

It is typical for an optical engine manufacturer to supply the optical engine that includes the LED packages and a mounted DMD. These manufacturers specialize in designing optics for DLP projectors. There exists production-ready optical modules, optical module manufacturers, and design houses.

7.2.5 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is shown in [m] 7-4. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs. The shape of the curve depends on the LED devices used, as well as the LED system-level heat sink implementation.







8 Power Supply Recommendations

8.1 PLL Design Considerations

It is acceptable for the VDD_PLLD and VDD_PLLM to be derived from the same regulator as the core VDD. However, to minimize the AC noise component, apply a filter as recommended in the *PLL Power Layout* section.

8.2 System Power-Up and Power-Down Sequence

Although the DLPC3421 controller requires an array of power supply voltage pins (for example, VDD, VDDLP12, VDD_PLLM/D, VCC18, VCC_FLSH, and VCC_INTF) if VDDLP12 is tied to the 1.1V VDD supply (which is assumed to be the typical configuration), then there are no restrictions regarding the relative order of power supply sequencing to avoid damaging the DLPC3421 controller (this remains true for both power-up and power-down scenarios). The controller requires no minimum delay time between powering up and powering down the individual supplies if the VDDLP12 is tied to the 1.1V VDD supply.

However, if the VDDLP12 pin is not tied to the VDD supply, then the VDDLP12 pin must be powered on only after the VDD supply is powered on. In a similar sequence, the VDDLP12 pin must be powered off before the VDD supply is powered off. If the VDDLP12 pin is not tied to VDD, then the VDDLP12 pin and VDD supply pins must be powered on or powered off within 100ms of each other.

Although there is no risk of damaging the DLPC3421 controller when the above power sequencing rules are followed, these additional power sequencing recommendations must be considered to ensure proper system operation:

- To ensure that the DLPC3421 controller output signal states behave as expected, all controller I/O supplies are encouraged to remain applied while VDD core power is applied. If VDD core power is removed while the I/O supply (VCC_INTF) is applied, then the output signal states associated with the inactive I/O supply go to a high impedance state.
- Because additional power sequencing rules may exist for devices that share the supplies with the DLPC3421 controller (such as the PMIC and DMD), these devices may force additional system power sequencing requirements.


图 8-1, 图 8-2, 图 8-3, 图 8-4, 图 8-5, and 图 8-6 show the waveforms for the corresponding power-up, powerdown, normal park, and fast park sequences of the DLPC3421 for both nHD Mode and HD Mode.

When the VDD core power is applied, but I/O power is not applied, the controller may draw additional leakage current. This leakage current does not affect the normal DLPC3421 controller operation or reliability.

备注

During a Normal Park, it is recommended to maintain SYSPWR within specification for at least 50ms after PROJ_ON goes low. Doing so allows the DMD to be parked and the power supply rails to safely power down. After 50ms, SYSPWR can be turned off. If a DLPA200x is used, it is also recommended that the 1.8V supply fed into the DLPA200x load switch be maintained within specification for at least 50ms after PROJ_ON goes low.





- t0: SYSPWR applied to the PMIC. All other voltage rails are derived from SYSPWR.
- t1: All supplies reach 95% of their specified nominal value. Note HOST_IRQ may go high sooner if it is pulled up to a different external supply.
- t2: The point where RESETZ is deasserted (goes high). This indicates the beginning of the controller auto-initialization routine.
- t3: HOST_IRQ goes low to indicate initialization is complete.
- (a): VDDLP12 must be powered on after VDD if it is supplied from a separate source.
- (b): PLL_REFCLK is allowed to be active before power is applied.
- (c): PLL_REFCLK must be stable within 5ms of all power being applied. For external oscillator applications, this is oscillator dependent, and for crystal applications, this is crystal and controller oscillator cell dependent.
- (d): PARKZ must be high before RESETZ releases to support auto-initialization. RESETZ must also be held low for at least 5ms after the power supplies are in specification.
- (e): I²C activity cannot start until HOST_IRQ goes low to indicate auto-initialization completes.

图 8-1. System Power-Up Waveforms for nHD Mode







图 8-2. System Power-Up Waveforms for HD Mode

- t1: SYSPWR (VIN) applied to the PMIC. All other voltage rails are derived from SYSPWR.
- t2: All supplies reach 95% of their specified nominal value. Note HOST_IRQ may go high sooner if it is pulled up to a different external supply.
- t3: The point where RESETZ is deasserted (goes high). This indicates the beginning of the controller auto-initialization routine.
- t4: HOST_IRQ goes low to indicate initialization is complete. I²C is now ready to accept commands.
- (a): The typical delay between the PLL reference clock becoming active and RESETZ being deasserted (going high) is less than 1ms. PLL_REFCLK must be stable within 5ms of all power being applied, and may be active before power is applied.
- (b): There is a typical delay of 1.5 s between FPGA RESETZ being deasserted and FPGA_RDY being asserted (going high). This duration is due to FPGA boot logic.
- (c): There is a typical controller boot time of 100ms. PARKZ must be high before RESETZ releases to support auto-initialization. RESETZ must also be held low for at least 5ms after the power supplies are in specification.
- (d): There is a typical FPGA setup time of 2.75ms before the system completes boot process. During this period, the DLPC3421 controller writes startup values to the FPGA registers.
- (e): After the FPGA setup is complete, I²C now accepts commands.





- t1: PROJ_ON goes low to begin the power-down sequence.
- t2: The controller finishes parking the DMD.
- t3: RESETZ is asserted which causes HOST_IRQ to be pulled high.
- t4: All controller power supplies are turned off.
- t5: SYSPWR is removed now that all other supplies are turned off.
- (a): I²C activity must stop before PROJ_ON is deasserted (goes low).
- (b): The DMD will be parked within 20ms of PROJ_ON being deasserted (going low). VDD, VDD_PLLM/D, VCC18, VCC_INITF, and VCC_FLSH power supplies and the PLL_REFCLK must be held within specification for a minimum of 20ms after PROJ_ON is deasserted (goes low). However, 20ms does not satisfy the typical shutdown timing of the entire chipset. It is therefore recommended to follow note (c).
- (c): It is recommended that SYSPWR not be turned off for 50ms after PROJ_ON is deasserted (goes low). This time allows the DMD to be parked, the controller to turn off, and the PMIC supplies to shut down.

图 8-3. Normal Park Power-Down Waveforms for nHD Mode

Copyright © 2024 Texas Instruments Incorporated







图 8-4. Normal Park Power-Down Waveforms for HD Mode

- t1: PROJ_ON goes low to begin the power-down sequence.
- t2: The controller finishes parking the DMD.
- t3: Controller power supplies are turned off.
- (a): The DMD will be parked within 20ms of PROJ_ON being deasserted (going low). VDD, VDD_PLLM/D, VCC18, VCC_INITF, and VCC_FLSH power supplies and the PLL_REFCLK must be held within specification for a minimum of 20ms after PROJ_ON is deasserted (goes low). However, 20ms does not satisfy the typical shutdown timing of the entire chipset. It is therefore recommended to follow note (c).
- (b): DMD reset voltage regulation stops typically after 12ms of normal DMD park being completed.
- (c): It is recommended that SYSPWR not be turned off for 50ms after PROJ_ON is deasserted (goes low). This time allows the DMD to be parked, the controller to turn off, and the PMIC supplies to shut down.






- t1: A fault is detected (in this example the PMIC detects a UVLO condition) and PARKZ is asserted (goes low) to tell the controller to initiate a fast park of the DMD.
- t2: The controller finishes the fast park procedure.
- t3: RESETZ is asserted which puts the controller in a reset state which causes HOST_IRQ to be pulled high.
- t4: Eventually, all power supplies that were derived from SYSPWR collapse.
- (a): VDD, VDD_PLLM/D, VCC18, VCC_INITF, and VCC_FLSH power supplies and the PLL_REFCLK must be held within specification for a minimum of 32µs after PARKZ is asserted (goes low).
- (b): VCC18 must remain in specification long enough to satisfy DMD power sequencing requirements defined in the DMD data sheet. Also see the DLPA200x data sheets for more information.

图 8-5. Fast Park Power-Down Waveforms for nHD Mode





- t1: A fault is detected and PARKZ is asserted (goes low) to tell the controller to initiate a fast park of the DMD.
- t2: The controller finishes the fast park procedure.
- t3: Eventually all power supplies that were derived from SYSPWR collapse.
- t4: System is completely turned off.
- (a): VDD, VDD_PLLM/D, VCC18, VCC_INTF, and VCC_FLSH power supplies and the PLL_REFCLK must be held within specification for a minimum of 32 μ s after PARKZ is asserted (goes low).
- (b): VCC18 must remain in specification long enough to satisfy DMD power sequencing requirements defined in the DMD datasheet. Also see the DLPAxxxx data sheets for more information.

图 8-6. Fast Park Power-Down Waveforms for HD Mode



8.3 Power-Up Initialization Sequence

An external power monitor is required to hold the DLPC34xx controller in system reset during the power-up sequence by driving RESETZ to a logic-low state. It shall continue to drive RESETZ low until all controller voltages reach the minimum specified voltage levels, PARKZ goes high, and the input clocks are stable. The external power monitoring is automatically done by the DLPA200x PMIC.

No signals output by the DLPC34xx controller will be in their active state while RESETZ is asserted. The following signals are tri-stated while RESETZ is asserted:

- SPI0_CLK
- SPI0_DOUT
- SPI0_CSZ0
- SPI0_CSZ1
- GPIO [19:00]

Add external pullup (or pulldown) resistors to all tri-stated output signals (including bidirectional signals to be configured as outputs) to avoid floating controller outputs during reset if they are connected to devices on the PCB that can malfunction. For SPI, at a minimum, include a pullup to any chip selects connected to devices. Unused bidirectional signals can be configured as outputs in order to avoid floating controller inputs after RESETZ is set high.

The following signals are forced to a logic low state while RESETZ is asserted and the corresponding I/O power is applied:

- LED_SEL_0
- LED_SEL_1
- DMD_DEN_ARSTZ

After power is stable and the PLL_REFCLK_I clock input to the DLPC34xx controller is stable, then RESETZ should be deactivated (set to a logic high). The DLPC34xx controller then performs a power-up initialization routine that first locks its PLL followed by loading self configuration data from the external flash. Upon release of RESETZ, all DLPC34xx I/Os will become active. Immediately following the release of RESETZ, the HOST_IRQ signal will be driven high to indicate that the auto initialization routine is in progress. However, since a pullup resistor is connected to signal HOST_IRQ, this signal will have already gone high before the controller actively drives it high. Upon completion of the auto-initialization routine, the DLPC34xx controller will drive HOST_IRQ low to indicate the initialization done state of the controller has been reached.

To ensure reliable operation, during the power-up initialization sequence, GPIO_08 (PROJ_ON) must not be deasserted. In other words, once the startup routine has begun (by asserting PROJ_ON), the startup routine must complete (indicated by HOST_IRQ going low) before the controller can be commanded off (by deasserting PROJ_ON).

备注

No I²C or DSI (if applicable) activity is permitted until HOST_IRQ goes low.



8.4 DMD Fast Park Control (PARKZ)

PARKZ is an input early warning signal that must alert the controller at least 32µs before DC supply voltages drop below specifications. Typically, the PARKZ signal is provided by the DLPA200x interrupt output signal. PARKZ must be deasserted (set high) prior to releasing RESETZ (that is, prior to the low-to-high transition on the RESETZ input) for normal operation. When PARKZ is asserted (set low) the controller performs a Fast Park operation on the DMD which assists in maintaining the lifetime of the DMD. The reference clock must continue running and RESETZ must remain deactivated for at least 32µs after PARKZ has been asserted (set low) to allow the park operation to complete.

Fast Park operation is only intended for use when loss of power is imminent and beyond the control of the host processor (for example, when the external power source has been disconnected or the battery has dropped below a minimum level). The longest lifetime of the DMD may not be achieved with Fast Park operation. The longest lifetime is achieved with a Normal Park operation (initiated through GPIO_08). Hence, PARKZ is typically only used instead of a Normal Park request if there is not enough time for a Normal Park. A Normal Park operation takes much longer than 32µs to park the mirrors. During a Normal Park operation, the DLPA200x keeps on all power supplies, and keeps RESETZ high, until the longer mirror parking has completed. Additionally, the DLPA200x may hold the supplies on for a period of time after the parking has been completed. View the relevant DLPA200x datasheet for more information. The longer mirror parking time ensures the longest DMD lifetime and reliability. The *DMD Parking Switching Characteristics* section specifies the park timings.

8.5 Hot Plug I/O Usage

The DLPC34xx controller provides fail-safe I/O on all host interface signals (signals powered by VCC_INTF). This allows these inputs to externally be driven even when no I/O power is applied. Under this condition, the controller does not load the input signal nor draw excessive current that could degrade controller reliability. For example, the I²C bus from the host to other components is not affected by powering off VCC_INTF to the DLPC34xx controller. The device allows additional devices on the I²C bus to be used even if the controller is not powered on. Use weak pullup or pulldown resistors to avoid floating inputs for signals that feed back to the host.

If the I/O supply (VCC_INTF) powers off, but the core supply (VDD) remains on, then the corresponding input buffer may experience added leakage current; however, the added leakage current does not damage the DLPC34xx controller.

However, if VCC_INTF is powered and VDD is not powered, the controller may drives the IIC0_xx pins low which prevents communication on this I²C bus. Do not power up the VCC_INTF pin before powering up the VDD pin for any system that has additional secondary devices on this bus.



9 Layout

9.1 Layout Guidelines

For a summary of the PCB design requirements for the DLPC34xx controller see *PCB Design Requirements for TI DLP Pico TRP Digital Micromirror Devices*. Some applications (such as high frame rate video) may require the use of 1oz (or greater) copper planes to manage the controller package heat.

9.1.1 PLL Power Layout

Follow these recommended guidelines to achieve acceptable controller performance for the internal PLL. The DLPC34xx controller contains two internal PLLs which have dedicated analog supplies (VDD_PLLM, VSS_PLLM, VDD_PLLD, and VSS_PLLD). At a minimum, isolate the VDD_PLLx power and VSS_PLLx ground pins using a simple passive filter consisting of two series ferrite beads and two shunt capacitors (to widen the spectrum of noise absorption). It is recommended that one capacitor be 0.1μ F and one be 0.01μ F. Place all four components as close to the controller as possible. It is especially important to keep the leads of the high frequency capacitors as short as possible. Connect both capacitors from VDD_PLLM to VSS_PLLM and VDD_PLLD to VSS_PLLD on the controller side of the ferrite beads.

Select ferrite beads with these characteristics:

- DC resistance less than $0.40 \,\Omega$
- Impedance at 10MHz equal to or greater than $180 \,\Omega$
- Impedance at 100MHz equal to or greater than 600 Ω

The PCB layout is critical to PLL performance. It is vital that the quiet ground and power are treated like analog signals. Therefore, VDD_PLLM and VDD_PLLD must be a single trace from the DLPC34xx controller to both capacitors and then through the series ferrites to the power source. Make the power and ground traces as short as possible, parallel to each other, and as close as possible to each other.







图 9-1. PLL Filter Layout



9.1.2 Reference Clock Layout

The DLPC34xx controller requires an external reference clock to feed the internal PLL. Use either a crystal or oscillator to supply this reference. The DLPC34xx reference clock must not exceed a frequency variation of ±200ppm (including aging, temperature, and trim component variation).

8 9-2 shows the required discrete components when using a crystal.



C_L = Crystal load capacitance (farads)

$$\label{eq:cl_l} \begin{split} &C_{L1} = 2 \times (C_L - Cstray_pll_refclk_i) \\ &C_{L2} = 2 \times (C_L - Cstray_pll_refclk_o) \\ & \text{where:} \end{split}$$

- Cstray_pll_refclk_i = Sum of the package and PCB stray capacitance at the crystal pin associated with the controller pin pll_refclk_i.
- Cstray_pll_refclk_o = Sum of the package and PCB stray capacitance at the crystal pin associated with the controller pin pll refclk o.

图 9-2. Required Discrete Components

9.1.2.1 Recommended Crystal Oscillator Configuration

表 9-1. Crystal Port Characteristics

, , , , ,		-
PARAMETER	NOM	UNIT
PLL_REFCLK_I TO GND capacitance	1.5	pF
PLL_REFCLK_O TO GND capacitance	1.5	pF

表 9-2. Recommended Crystal Configuration

PARAMETER ⁽¹⁾ ⁽²⁾	RECOMMENDED	UNIT
Crystal circuit configuration	Parallel resonant	
Crystal type	Fundamental (first harmonic)	
Crystal nominal frequency	24	MHz
Crystal frequency tolerance (including accuracy, temperature, aging and trim sensitivity)	±200	PPM
Maximum startup time	1.0	ms
Crystal equivalent series resistance (ESR)	120 (max)	Ω
Crystal load	6	pF
R _S drive resistor (nominal)	100	Ω
R _{FB} feedback resistor (nominal)	1	MΩ
C _{L1} external crystal load capacitor	See equation in 9-2 notes	pF
C _{L2} external crystal load capacitor	See equation in 9-2 notes	pF



表 9-2. Recommended Crystal Configuration (续)

	PARAMETER ⁽¹⁾ ⁽²⁾	RECOMMENDED	UNIT
PCE		A ground isolation ring around the crystal is recommended	

(1) Temperature range of -30° C to 85° C.

(2) The crystal bias is determined by the controller's VCC_INTF voltage rail, which is variable (not the VCC18 rail).

If an external oscillator is used, then the oscillator output must drive the PLL_REFCLK_I pin on the DLPC34xx controller, and the PLL_REFCLK_O pin must be left unconnected.

······································						
MANUFACTURER (1) (2)	PART NUMBER	SPEED (MHz)	TEMPERATURE AND AGING (ppm)	MAXIMUM ESR (Ω)	LOAD CAPACITANCE (pF)	PACKAGE DIMENSIONS (mm)
KDS	DSX211G-24.000M-8pF-50-50	24	±50	120	8	2.0 × 1.6
Murata	XRCGB24M000F0L11R0	24	±100	120	6	2.0 × 1.6
NDK	NX2016SA 24M EXS00A-CS05733	24	±145	120	6	2.0 × 1.6

表 9-3. Recommended Crystal Parts

(1) The crystal devices in this table have been validated to work with the DLPC34xx controller. Other devices may also be compatible but have not necessarily been validated by TI.

(2) Operating temperature range: - 30°C to 85°C for all crystals.



9.1.3 DSI Interface Layout

Follow these PCB layout guidelines for the DSI LVDS interface to ensure proper DSI operation.

- Route the differential clock and data lines to match 50 Ω single-ended and 100 Ω differential impedance.
- The length of dp and dn should be matched. If that is not possible, ensure that dp is only slightly longer than dn (delta delay not to exceed 8-10ps), especially for the clock lane. Doing so prevents propagation on the clock lane during the HS to LP transition.
- No thru-hole vias are permitted on high-speed traces.
- Create trace routes on top or bottom layers preferably.
- Must have a ground reference plane.
- Avoid power plane transitions in upper or lower layers.
- Avoid using SMD (surface mount device) resistors larger than 0402. If resistors are used in the traces, ensure that the layer below has a void.
- No thru-hole SMA (SubMiniature version A) connectors.
- Minimize trace length as much as possible.
- Perform signal integrity simulations to ensure board performance.

9.1.4 Unused Pins

To avoid potentially damaging current caused by floating CMOS input-only pins, tie unused controller input pins through a pullup resistor to its associated power supply or a pulldown resistor to ground. For controller inputs with internal pullup or pulldown resistors, it is unnecessary to add an external pullup or pulldown unless specifically recommended. Note that internal pullup and pulldown resistors are weak and should not be expected to drive an external device. The DLPC34xx controller implements very few internal resistors (listed in the tables found in the *Pin Configuration and Functions* section). When external pullup or pulldown resistors are needed for pins that have weak pullup or pulldown resistors, choose a maximum resistance of $8k \Omega$.

Never tie unused output-only pins directly to power or ground. Leave them open.

When possible, TI recommends that unused bidirectional I/O pins are configured to their output state such that the pin can remain open. If this control is not available and the pins may become an input, then include an appropriate pullup (or pulldown) resistor.



9.1.5 DMD Control and SubLVDS Signals

	SIGNAL INTERCO	SIGNAL INTERCONNECT TOPOLOGY		
DMD BUS SIGNAL ⁽¹⁾ ⁽²⁾	SINGLE-BOARD SIGNAL ROUTING LENGTH	MULTI-BOARD SIGNAL ROUTING LENGTH	UNIT	
DMD_HS_CLK_P DMD_HS_CLK_N	6.0 (152.4)	See ⁽³⁾	in (mm)	
DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N				
DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N	6.0	See ⁽³⁾	in mm	
DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N	(152.4)	See (0)		
DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N				
DMD_LS_CLK	6.5 (165.1)	See ⁽³⁾	in (mm)	
DMD_LS_WDATA	6.5 (165.1)	See ⁽³⁾	in (mm)	
DMD_LS_RDATA	6.5 (165.1)	See ⁽³⁾	in (mm)	
DMD_DEN_ARSTZ	7.0 (177.8)	See ⁽³⁾	in (mm)	

(1)

Maximum signal routing length includes escape routing. Multiboard DMD routing length is more restricted due to the impact of the connector.

(2) (3) Due to PCB variations, these recommendations cannot be defined. Any board design should SPICE simulate with the controller IBIS model (found under the Tools & Software tab of the controller web page) to ensure routing lengths do not violate signal requirements.

SIGNAL GROUP LENGTH MATCHING ⁽¹⁾ ⁽²⁾ ⁽³⁾									
INTERFACE	SIGNAL GROUP	REFERENCE SIGNAL	MAX MISMATCH ⁽⁴⁾	UNIT					
	DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N								
DMD ⁽⁵⁾	DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N	DMD_HS_CLK_P	±1.0	in					
	DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N	DMD_HS_CLK_N	(±25.4)	(mm)					
	DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N								
DMD	DMD_HS_WDATA_x_P	DMD_HS_WDATA_x_N	±0.025 (±0.635)	in (mm)					
DMD	DMD_HS_CLK_P	DMD_HS_CLK_N	±0.025 (±0.635)	in (mm)					
DMD	DMD_LS_WDATA DMD_LS_RDATA	DMD_LS_CLK	±0.2 (±5.08)	in (mm)					
DMD	DMD_DEN_ARSTZ	N/A	N/A	in (mm)					

表 9-5. High Speed PCB Signal Routing Matching Requirements

(1) The length matching values apply to PCB routing lengths only. Internal package routing mismatch associated with the DLPC34xx controller or the DMD require no additional consideration.

(2) Training is applied to DMD HS data lines. This is why the defined matching requirements are slightly relaxed compared to the LS data lines.

(3) DMD LS signals are single ended.

(4) Mismatch variance for a signal group is always with respect to the reference signal.

(5) DMD HS data lines are differential; thus, these specifications are pair-to-pair.



表 9-6. Signal Requirements									
PARAMETER	REFERENCE	REQUIREMENT							
	DMD_LS_WDATA	Required							
	DMD_LS_CLK	Required							
Source series termination	DMD_DEN_ARSTZ	Acceptable							
Source series termination	DMD_LS_RDATA	Required							
	DMD_HS_WDATA_x_y	Not acceptable							
	DMD_HS_CLK_y	Not acceptable							
	DMD_LS_WDATA	Not acceptable							
	DMD_LS_CLK	Not acceptable							
Endpoint termination	DMD_DEN_ARSTZ	Not acceptable							
Endpoint termination	DMD_LS_RDATA	Not acceptable							
	DMD_HS_WDATA_x_y	Not acceptable							
	DMD_HS_CLK_y	Not acceptable							
	DMD_LS_WDATA	68 Ω ±10%							
	DMD_LS_CLK	68 Ω ±10%							
	DMD_DEN_ARSTZ	68 Ω ±10%							
PCB impedance	DMD_LS_RDATA	68 Ω ±10%							
	DMD_HS_WDATA_x_y	100 Ω ±10%							
	DMD_HS_CLK_y	100 Ω ±10%							
	DMD_LS_WDATA	SDR (single data rate) referenced to DMD_LS_DCLK							
	DMD_LS_CLK	SDR referenced to DMD_LS_DCLK							
Circulture	DMD_DEN_ARSTZ	SDR							
Signal type	DMD_LS_RDATA	SDR referenced to DMD_LS_DLCK							
	DMD_HS_WDATA_x_y	SubLVDS							
	DMD_HS_CLK_y	SubLVDS							

± . . .

9.1.6 Layer Changes

- Single-ended signals: Minimize the number of layer changes.
- Differential signals: Individual differential pairs can be routed on different layers. Ensure that the signals of a given pair do not change layers.

9.1.7 Stubs

Avoid using stubs.

9.1.8 Terminations

- DMD_HS differential signals require no external termination resistors.
- Ensure the DMD_LS_CLK and DMD_LS_WDATA signal paths include a 43 Ω series termination resistor located as close as possible to the corresponding controller pins.
- Ensure the DMD_LS_RDATA signal path includes a 43 Ω series termination resistor located as close as possible to the corresponding DMD pin.
- The DMD_DEN_ARSTZ pin requires no series resistor.



9.1.9 Routing Vias

- The number of vias on DMD_HS signals must be minimized and ideally not exceed two.
- Any and all vias on DMD_HS signals must be located as close to the controller as possible.
- The number of vias on the DMD_LS_CLK and DMD_LS_WDATA signals must be minimized and ideally not exceed two.
- Any and all vias on the DMD_LS_CLK and DMD_LS_WDATA signals must be located as close to the controller as possible.

9.1.10 Thermal Considerations

The underlying thermal limitation for the DLPC34xx controller is that the maximum operating junction temperature (T_J) not be exceeded (this is defined in the *Recommended Operating Conditions* section).

Some factors that influence T_J are as follows:

- · Operating ambient temperature
- Airflow
- PCB design (including the component layout density and the amount of copper used)
- Power dissipation of the DLPC34xx controller
- · Power dissipation of surrounding components

The controller package is designed to primarily extract heat through the power and ground planes of the PCB; thus, copper content and airflow over the PCB are important factors.

The recommends maximum operating ambient temperature (T_A) is provided primarily as a design target and is based on maximum DLPC34xx controller power dissipation and R_{θ JA} at 0m/s of forced airflow, where R_{θ JA} is the thermal resistance of the package as measured using a JEDEC defined standard test PCB with two, 1oz power planes. This JEDEC test PCB is not necessarily representative of the DLPC34xx controller PCB, so the reported thermal resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different, it is the best information available during the design phase to estimate thermal performance. TI highly recommends that thermal performance is measured and validated after the PCB is designed and the application is built.

To evaluate the thermal performance, measure the top center case temperature under the worst case product scenario (maximum power dissipation, maximum voltage, maximum ambient temperature), and validate the controller does not exceed the maximum recommended case temperature (T_C). This specification is based on the measured ϕ_{JT} for the DLPC34xx controller package and provides a relatively accurate correlation to junction temperature.

Take care when measuring this case temperature to prevent accidental cooling of the package surface. TI recommends a small (approximately 40 gauge) thermocouple. Place the bead and thermocouple wire so that they contact the top of the package. Cover the bead and thermocouple wire with a minimal amount of thermally conductive epoxy. Route the wires closely along the package and the board surface to avoid cooling the bead through the wires.



9.2 Layout Example




图 9-3. Layout Recommendation



10 Device and Documentation Support


10.1 Device Support

10.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

10.1.2 Device Nomenclature

10.1.2.1 Device Markings



Marking Definitions:

Line 1: DLP Device Name: DLPC342x where x is a "1" for this device

Line 2: YMZLLLS SC: Foundry lot code for semiconductor wafers and lead-free solder ball marking YM: Year Month Z, S: Assembly site

LLL: Assembly lot traceability SC: Solder ball composition

e1: Indicates lead-free solder balls consisting of SnAgCu

G8: Indicates lead-free solder balls consisting of tin-silver-copper (SnAgCu) with silver content less than or equal to 1.5% and that the mold compound meets TI's definition of green

备注

- 1. Engineering prototype samples are marked with an **X** suffix appended to the TI part number. For example, 2512737-0001X.
- 2. See $\frac{11}{10}$ 6.3.1.1, for DLPC342x resolutions on the DMD supported per part number.

10.1.3 Video Timing Parameter Definitions

See *Parameter Definitions* for a visual description.

Active Lines Per Frame Defines the number of lines in a frame containing displayable data. ALPF is a (ALPF) subset of the TLPF.

DLPC3421 ZHCSOV7B - OCTOBER 2021 - REVISED OCTOBER 2024



Active Pixels Per Line (APPL)	Defines the number of pixel clocks in a line containing displayable data. APPL is a subset of the TPPL.
Horizontal Back Porch (HBP) Blanking	Defines the number of blank pixel clocks after the active edge of horizontal sync but before the first active pixel.
Horizontal Front Porch (HFP) Blanking	Defines the number of blank pixel clocks after the last active pixel but before horizontal sync.
Horizontal Sync (HS or Hsync)	Timing reference point that defines the start of each horizontal interval (line). The active edge of the HS signal defines the absolute reference point. The active edge (either rising or falling edge as defined by the source) is the reference from which all horizontal blanking parameters are measured.
Total Lines Per Frame (TLPF)	Total number of active and inactive lines per frame; defines the vertical period (or frame time).
Total Pixel Per Line (TPPL)	Total number of active and inactive pixel clocks per line; defines the horizontal line period in pixel clocks.
Vertical Sync (VS or Vsync)	Timing reference point that defines the start of the vertical interval (frame). The absolute reference point is defined by the active edge of the VS signal. The active edge (either rising or falling edge as defined by the source) is the reference from which all vertical blanking parameters are measured.
Vertical Back Porch (VBP) Blanking	Defines the number of blank lines after the active edge of vertical sync but before the first active line.
Vertical Front Porch (VFP) Blanking	Defines the number of blank lines after the last active line but before the active edge of vertical sync.




图 10-1. Parameter Definitions



10.2 Related Documentation

The following table lists quick access links for associated parts of the DLP chipset.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE				
DLPA2000	Click here	Click here	Click here	Click here				
DLPA2005	Click here	Click here	Click here	Click here				
DLPA3000	Click here	Click here	Click here	Click here				
DLP160CP	Click here	Click here	Click here	Click here				

表 10-1. Chipset Documentation

10.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

表 10-2. Related Links								
PARTS PRODUCT FOLDER ORDER NOW TECHNICAL DOCUMENTS TOOLS & SOFTWARE SUPPORT & COMMUNITY								
DLPC3421	Click here							

10.4 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.5 支持资源

TI E2E[™] 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

10.6 Trademarks

Link[™] is a trademark of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

MIPI® is a registered trademark of MIPI Alliance.

IntelliBright® is a registered trademark of Texas Instruments.

Arm[®] and Cortex[®] are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. 所有商标均为其各自所有者的财产。

10.7 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.8 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2024 Texas Instruments Incorporated



11 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	nanges from Revision A (January 2022) to Revision B (October 2024)	Page
•	添加了 HD 模式配置和 DLPA3000	1
•	添加了图 3-2 以支持 HD 模式配置	1
•	Removed BT656 Interface from Table 5-2	2
•	Updated the Power Electrical Characteristics table to reflect updated power measurement values and	
	techniques	14
•	Deleted reference to IDLE mode	14
•	Added note that the power numbers vary depending on the utilized software	14
•	Added # 5.14	23
•	Added Supported Input Source Ranges - HD Mode (1) (2) (5) to support HD Mode Configuration	28
•	Added topic 3D Display	29
•	Added topic PDATA Bus - Parallel Interface Bit Mapping Modes	31
•	Added topic 3D Glasses Operation	38
•	Deleted "Swap Control" terminology from "Routing Options" table	
•	Added new section Features and System Configuration support HD Mode	45
•	Updated the nHD Mode application	46
•	Added timing diagrams to support power-up and power-down pf HD Mode Configuration	50
•	Added # 9.1.3	<mark>63</mark>
•	Added links for DLPA3000	71

Cł	nanges from R	evision * (Oct	ober 202	21) to Rev	ision A (January 2022) Pa	age
•	将器件状态从	"预告信息"更	毛改为"量	量产数据"		1

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



13 Package Option Addendum

13.1 Packaging Information

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(4) (5)}
DLPC3421ZVB	ACTIVE	NFBGA	ZVB	176	260	TBD	Call TI	Level-3-260C-168 HRS	- 30 to 85°C	DLPC342x

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


ZVB0176A



PACKAGE OUTLINE

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




ZVB0176A

EXAMPLE BOARD LAYOUT

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




ZVB0176A

EXAMPLE STENCIL DESIGN

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司