









DLP651LE

ZHCSTJ0 - OCTOBER 2023

# DLP651LE 0.65 WXGA 数字微镜器件

### 1 特性

- 0.65 英寸对角线微镜阵列
  - WXGA (1280 × 800) 显示分辨率
  - 10.8µm 微镜间距
  - **±12°**微镜倾斜角(相对于平面)
  - 角落照明
- 2×LVDS 输入数据总线
- **DLP651LE** 芯片组包括:
  - DLP651LE DMD
  - DLPC4430 控制器
  - DLPA100 控制器电源管理和电机驱动器 IC
  - DLPA200 DMD 电源管理 IC

### 2 应用

- 智能照明
- 企业投影仪
- 教育投影仪


### 3 说明

DLP651LE 数字微镜器件 (DMD) 是一款数控微机电系 统 (MEMS) 空间光调制器 (SLM), 可用于实现经济实 惠的 WXGA 显示解决方案。该芯片组由 DLP651LE DMD、DLPC4430显示控制器、DLPA100电源和电机 驱动器以及 DLPA200 微镜驱动器组成。该芯片组是 -DLP650LE 的成本优化版本,采用-性能增强型密封封 装,专为实现需要 16:10 宽高比和出色亮度的应用而 设计。

#### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
DLP651LE	FYM (149)	22.30mm × 32.20mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



DLP651LE 简化原理图

English Data Sheet: DLPS153



# **Table of Contents**

<b>1</b> 特性 1	7.5 Micromirror Array Temperature Calculation	24
2 应用	7.6 Micromirror Power Density Calculation	2
<b>3</b> 说明	7.7 Window Aperture Illumination Overfill Calculation	27
4 Revision History2	7.8 Micromirror Landed-On/Landed-Off Duty Cycle 2	28
5 Pin Configuration and Functions3	8 Application and Implementation	3
6 Specifications7	8.1 Application Information	3
6.1 Absolute Maximum Ratings7	8.2 Typical Application	31
6.2 Storage Conditions8	9 Layout	
6.3 ESD Ratings8	9.1 Layout Guidelines	34
6.4 Recommended Operating Conditions8	9.2 Layout Example	
6.5 Thermal Information11	10 Power Supply Recommendations	3
6.6 Electrical Characteristics12	10.1 DMD Power Supply Power-Up Procedure	3
6.7 Timing Requirements12	10.2 DMD Power Supply Power-Down Procedure	
6.8 System Mounting Interface Loads	11 Device and Documentation Support	
6.9 Micromirror Array Physical Characteristics17	11.1 Device Support	
6.10 Micromirror Array Optical Characteristics	11.2 Documentation Support	
6.11 Window Characteristics20	11.3 Receiving Notification of Documentation Updates	
6.12 Chipset Component Usage Specification20	11.4 支持资源	
7 Detailed Description21	11.5 Trademarks	38
7.1 Overview21	11.6 静电放电警告	38
7.2 Functional Block Diagram22	11.7 术语表	38
7.3 Feature Description23	12 Mechanical, Packaging, and Orderable	
7.4 Optical Interface and System Image Quality		39
Considerations23		

# **4 Revision History**

DATE	REVISION	NOTES		
October 2023	*	Initial release		



# **5 Pin Configuration and Functions**




图 5-1. FYM Package 149-Pin CLGA Bottom View

表 5-1. Pin Functions

₹ 5-1.1 III I diletions							
PIN		NET LENGTH	SIGNAL	TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	(mils)	OIGINAL	=	BEGGIAII MOIN		
DATA INPUTS							
D_AN(1)	G20	711.64					
D_AN(3)	H19	711.60					
D_AN(5)	F18	711.60					
D_AN(7)	E18	711.60					
D_AN(9)	C20	711.60					
D_AN(11)	B18	711.60					
D_AN(13)	A20	711.60					
D_AN(15)	B19	711.58	LVDS		LVDS pair for Data Bus A		
D_AP(1)	H20	711.66	LVDS	Ī	LVD3 pair for Data Bus A		
D_AP(3)	G19	711.61					
D_AP(5)	G18	711.59					
D_AP(7)	D18	711.60					
D_AP(9)	D20	711.59					
D_AP(11)	A18	711.58					
D_AP(13)	B20	711.59					
D_AP(15)	A19	711.59					

Product Folder Links: DLP651LE



PIN		NET LENGTH			
NAME	NO.	(mils)	SIGNAL	TYPE <sup>(1)</sup>	DESCRIPTION
D_BN(1)	K20	711.61			
D_BN(3)	J19	711.59			
D_BN(5)	L18	711.59			
D_BN(7)	M18	711.6			
D_BN(9)	P20	711.6	1		
D_BN(11)	R18	711.59			
D_BN(13)	T20	711.59	1		
D_BN(15)	R19	711.59	LVDS	1	LV/DS pair for Data Bus B
D_BP(1)	J20	711.61	LVDS	ı	LVDS pair for Data Bus B
D_BP(3)	K19	711.6	1		
D_BP(5)	K18	711.58			
D_BP(7)	N18	711.58			
D_BP(9)	N20	711.6			
D_BP(11)	T18	711.61			
D_BP(13)	R20	711.59			
D_BP(15)	T19	711.6			
DCLK_AN	D19	711.59		ı	LVDS pair for Data Clock A
DCLK_AP	E19	711.59		ı	LVD3 pail for Data Clock A
DCLK_BN	N19	711.6		ı	LVDS pair for Data Clock B
DCLK_BP	M19	711.61		Į.	LVD3 pair for Data Clock B
DATA CONTROL INPUTS					
SCTRL_AN	F20	711.62		ı	LVDS pair for Serial Control (Sync) A
SCTRL_AP	E20	711.6		<u>'</u>	LVDO pair for Gerial Control (Gyric) A
SCTRL_BN	L20	711.59		ı	LVDS pair for Serial Control (Sync) B
SCTRL_BP	M20	711.59		ı	LVDG pair for Gerial Control (Gyric) B



表 5-1. Pin Functions(续)							
PIN		NET LENGTH		TYPE(1)	DESCRIPTION		
NAME	NO.	(mils)	SIGNAL		32001111 11011		
MICROMIRROR BIAS RESE	T INPUTS						
MBRST(0)	C3	507.20					
MBRST(1)	D2	576.83					
MBRST(2)	D3	545.78					
MBRST(3)	E2	636.33					
MBRST(4)	G3	618.42					
MBRST(5)	E1	738.25					
MBRST(6)	G2	718.82			Non-logic compatible Micromirror Bias Reset		
MBRST(7)	G1	777.04			signals. Connected directly to the array of		
MBRST(8)	N3	543.29		ı	pixel micromirrors. Used to hold or release the micromirrors. The bond pads connect to		
MBRST(9)	M2	612.93			an internal pulldown resistor.		
MBRST(10)	M3	580.97					
MBRST(11)	L2	672.43					
MBRST(12)	J3	653.61					
MBRST(13)	L1	764.00					
MBRST(14)	J2	764.37					
MBRST(15)	J1	813.14					
SCP CONTROL							
SCPCLK	A8			I	Serial Communications Port Clock. The bond pad connects to an internal pulldown circuit.		
SCPDI	A5			I	Serial Communications Port Data. The bond pad connects to an internal pulldown circuit.		
SCPENZ	В7			I	Active low serial communications port enable. The bond pad connects to an internal pulldown circuit.		
SCPDO	A9			0	Serial communications port output		
OTHER SIGNALS							
EVCC	A3			Р	Do not connect on the DLP system board.		
MODE_A	A4	415.1		I	Data Bandwidth Mode Select. The bond pad connects to an internal pulldown circuit.  Refer to the table for DLP system board connection information.		
PWRDNZ	В9	110.38		I	Active Low Device Reset. The bond pad connects to an internal pulldown circuit.		
POWER	1						
V <sub>CC</sub> <sup>(2)</sup>	B11, B12, B13, B16, R12, R13, R16, R17			Р	Power supply for low voltage CMOS logic. Power supply for normal high voltage at micromirror address electrodes.		
V <sub>CCI</sub> (2)	A12, A14, A16, T12, T14, T16			Р	Power supply for low voltage CMOS LVDS interface		
V <sub>OFFSET</sub> (2)	C1, D1, M1, N1			Р	Power supply for high voltage CMOS logic. Power supply for stepped high voltage at micromirror address electrodes		

Product Folder Links: DLP651LE



表 5-1. Pin Functions (英)							
NAME	NO.	(mils)	SIGNAL	TYPE <sup>(1)</sup>	DESCRIPTION		
1000	A6, A11,	· · · · ·					
	A13, A15,						
	A17, B4,						
	B5, B8, B14, B15,						
	B17, C2,						
	C18, C19,						
	F1, F2,						
V <sub>SS</sub> (Ground) <sup>(3)</sup>	F19, H1, H2, H3,			Р	Common return for all power		
	H18, J18,						
	K1, K2,						
	L19, N2, P18, P19,						
	R4, R9,						
	R14, R15,						
	T7, T13, T15, T17						
RESERVED SIGNALS	113, 117						
TEGERVED GIGINALS					Connect to GND on the DLP system board.		
RESERVED_FC	R7	40.64		1	The bond pad connects to an internal		
_					pulldown circuit.		
		0.4.0=			Connect to GND on the DLP system board.		
RESERVED_FD	R8	94.37		I	The bond pad connects to an internal pulldown circuit.		
					Connect to ground on the DLP system board.		
RESERVED PFE	Т8	50.74		ı	The bond pad connects to an internal		
_					pulldown circuit.		
					Connect to GND on the DLP system board.		
RESERVED_STM	B6			I	The bond pad connects to an internal pulldown circuit.		
RESERVED_TP0	R10	93.3		ı	Do not connect on the DLP system board.		
RESERVED_TP1	T11	263.74		<u> </u>	Do not connect on the DLP system board.		
RESERVED_TP2	R11	281.47		<u> </u>	Do not connect on the DLP system board.		
RESERVED_BA	T10	148.85		0	Do not connect on the DLP system board.		
RESERVED_BB	A10	105.28		0	Do not connect on the DLP system board.		
RESERVED RA1	Т9			0	Do not connect on the DLP system board.		
RESERVED_RB1	A7			0	Do not connect on the DLP system board.		
RESERVED_TS	B10	145.42		0	Do not connect on the DLP system board.		
RESERVED_A(0)	T2						
RESERVED_A(1)	T3			NC	Do not connect on the DLD system heard		
RESERVED_A(2)	R3			NC	Do not connect on the DLP system board.		
RESERVED_A(3)	T4						
RESERVED_M(0)	R2			NC	Do not connect on the DLP system board.		
RESERVED_M(1)	P1			NC	Do not connect on the DLP system board.		
RESERVED_S(0)	T1			NC	Do not connect on the DLP system board.		
RESERVED_S(1)	R1			NC	Do not connect on the DLP system board.		
RESERVED_IRQZ	Т6			NC	Do not connect on the DLP system board.		
RESERVED_OEZ	R5			NC	Do not connect on the DLP system board.		
RESERVED_RSTZ	R6			NC	Do not connect on the DLP system board.		
RESERVED_STR	T5			NC	Do not connect on the DLP system board.		

(5)							
PIN		NET LENGTH SIGNAL	SIGNAL	TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	(mils)	SIGNAL		DESCRIPTION		
RESERVED_STR	T5			NC	Do not connect on the DLP system board.		
RESERVED_VB	E3, F3, K3, L3			NC	Do not connect on the DLP system board.		
RESERVED_VR	B2, B3, P2, P3			NC	Do not connect on the DLP system board.		

- (1) I = Input, O = Output, G = Ground, A = Analog, P = Power, NC = No Connect.
- (2) Power supply pins required for all DMD operating modes are V<sub>SS</sub>, V<sub>BIAS</sub>, V<sub>CC</sub>, V<sub>CCI</sub>, V<sub>OFFSET</sub>, and V<sub>RESET</sub>.
- (3) V<sub>SS</sub> must be connected for proper DMD operation.

# 6 Specifications

### **6.1 Absolute Maximum Ratings**

Over operating free-air temperature range (unless otherwise noted). (1)

		MIN	MAX	UNIT
SUPPLY VOLTAG	ES			
V <sub>CC</sub>	Supply voltage for LVCMOS core logic <sup>(2)</sup>	- 0.5	4	V
V <sub>CCI</sub>	Supply voltage for LVDS interface <sup>(2)</sup>	- 0.5	4	V
V <sub>OFFSET</sub>	Micromirror electrode and HVCMOS voltage <sup>(2) (3)</sup>	- 0.5	9	V
V <sub>MBRST</sub>	Input voltage for MBRST(15:0) <sup>(2)</sup>	- 28	28	V
V <sub>CCI</sub> - V <sub>CC</sub>	Supply voltage delta (absolute value) <sup>(4)</sup>		0.3	V
INPUT VOLTAGES	3			
	Input voltage for all other input pins <sup>(2)</sup>	- 0.5	V <sub>CC</sub> + 0.3	V
V <sub>ID</sub>	Input differential voltage (absolute value) <sup>(5)</sup>		700	mV
CLOCKS		-		
$f_{CLOCK}$	Clock frequency for LVDS interface, DCLK_A		400	MHz
$f_{CLOCK}$	Clock frequency for LVDS interface, DCLK_B		400	MHz
ENVIRONMENTA	L			
т	Temperature, operating <sup>(6)</sup>	0	90	°C
T <sub>ARRAY</sub>	Temperature, non-operating <sup>(6)</sup>	- 40	90	°C
T <sub>DP</sub>	Dew point temperature, operating and non-operating (noncondensing)		81	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are referenced to common ground V<sub>SS</sub>. V<sub>BIAS</sub>, V<sub>CC</sub>, V<sub>CCI</sub>, V<sub>OFFSET</sub>, and V<sub>RESET</sub> power supplies are all required for all DMD operating modes.
- (3) V<sub>OFFSET</sub> supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable voltage difference between V<sub>CC</sub> and V<sub>CCI</sub> may result in excessive current draw.
- (5) The maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.
- (6) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1), shown in the figure in † 7.5.
- (7) V<sub>OFFSET</sub> supply transients must fall within specified voltages.
- (8) Excludes micromirror bias reset inputs MBRST(15:0).



### **6.2 Storage Conditions**

Applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
$T_{DMD}$	DMD storage temperature	- 40	80	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non-condensing) (1)		28	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) (2)	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		24	Months

- (1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (2) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>ELR</sub>.

### 6.3 ESD Ratings

SYMBOL	PARAMETER	DESCRIPTION	VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub> discharge		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V
V <sub>(ESD)</sub>	Electrostatic discharge (MBRST PINS)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	±150	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.4 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
VOLTAGE SUPPLY					
V <sub>CC</sub>	Supply voltage for LVCMOS core logic <sup>(1)</sup>	3.0	3.3	3.6	V
V <sub>CCI</sub>	Supply voltage for LVDS Interface <sup>(1)</sup>	3.0	3.3	3.6	V
V <sub>OFFSET</sub>	Micromirror Electrode and HVCMOS voltage <sup>(1) (2)</sup>	8.25	8.5	8.75	V
V <sub>MBRST</sub>	Micromirror Bias / Reset Voltage <sup>(1)</sup>	- 27		26.5	V
V <sub>CC</sub> - V <sub>CCI</sub>	Supply voltage delta (absolute value) <sup>(3)</sup>		0	0.3	V
LVCMOS INTERFACE					
V <sub>IH</sub>	Input High Voltage	1.7	2.5	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	- 0.3		0.7	V
I <sub>OH</sub>	High Level Output Current			- 20	mA
I <sub>OL</sub>	Low Level Output Current			15	mA
t <sub>PWRDNZ</sub>	PWRDNZ pulse width <sup>(4)</sup>	10			ns
SCP INTERFACE				'	
$f_{\sf SCPCLK}$	SCP clock frequency <sup>(5)</sup>	50		500	kHz
t <sub>SCP_PD</sub>	Propagation delay, clock to Q, from rising-edge of SCPCLK to valid SCPDO <sup>(6)</sup>	0		900	ns
t <sub>SCP_DS</sub>	SCPDI clock setup time (before SCPCLK falling-edge) <sup>(6)</sup>	800			ns
t <sub>SCP_DH</sub>	SCPDI hold time (after SCPCLK falling-edge) <sup>(6)</sup>	900			ns
t <sub>SCP_NEG_ENZ</sub>	Time between falling-edge of SCPENZ and the rising-edge of SCPCLK <sup>(5)</sup>	1			us
SCP_POS_ENZ	Time between falling-edge of SCPCLK and the rising-edge of SCPENZ	1			us

Product Folder Links: DLP651LE

提交文档反馈

Copyright © 2023 Texas Instruments Incorporated



# 6.4 Recommended Operating Conditions (续)

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
t <sub>SCP_OUT_EN</sub>	Time required for SCP output buffer to recover after SCPENZ (from tristate)			192/f <sub>DCLK</sub>	s
t <sub>SCP_PW_ENZ</sub>	SCPENZ inactive pulse width (high level)	1			1/f <sub>scpclk</sub>
t <sub>r</sub>	Rise time (20% to 80%)			200	ns
t <sub>f</sub>	Fall time (80% to 20%)			200	ns
LVDS INTERFACE					
$f_{CLOCK}$	Clock frequency for LVDS interface (all channels), DCLK <sup>(7)</sup>		320	330	MHz
V <sub>ID</sub>	Input differential voltage (absolute value) <sup>(8)</sup>	100	400	600	mV
V <sub>CM</sub>	Common mode voltage <sup>(8)</sup>		1200		mV
V <sub>LVDS</sub>	LVDS voltage <sup>(8)</sup>	0		2000	mV
t <sub>LVDS_RSTZ</sub>	Time required for LVDS receivers to recover from PWRDNZ			10	ns
Z <sub>IN</sub>	Internal differential termination resistance	95		105	Ω
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)	90	100	110	Ω
ENVIRONMENTAL					
	Array temperature, long-term operational <sup>(9)</sup> (10) (11)	10		40 to 70 <sup>(12)</sup>	°C
T <sub>ARRAY</sub>	Array temperature, short-term operational <sup>(10)</sup> (13)	0		10	°C
T <sub>DP -AVG</sub>	Average dew point average temperature (non-condensing) <sup>(14)</sup>			28	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) <sup>(15)</sup>	28		36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range			24	Months
Q <sub>AP-ILL</sub>	Window aperture illumination overfill (16)	17		W/cm <sup>2</sup>	
SOLID STATE ILLUN	MINATION				
ILL <sub>UV</sub>	Illumination power at wavelengths < 410 nm <sup>(9)</sup> (18)			10	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination power at wavelengths $\geqslant$ 410 nm and $\leqslant$ 800 nm $^{(17)}$ $^{(18)}$			33.5	W/cm <sup>2</sup>
ILL <sub>IR</sub>	Illumination power at wavelengths > 800 nm (18)			10	mW/cm <sup>2</sup>
ILL <sub>BLU</sub>	Illumination power at wavelengths $\geqslant$ 410 nm and $\leqslant$ 475 nm $^{(17)}$ $^{(18)}$	10.6		W/cm <sup>2</sup>	
ILL <sub>BLU1</sub>	Illumination power at wavelengths $\geqslant$ 410 nm and $\leqslant$ 440 nm $^{(17)}$ $^{(18)}$			1.7	W/cm <sup>2</sup>
LAMP ILLUMINATIO	ON CONTRACTOR OF THE PROPERTY	1			
ILL <sub>UV</sub>	Illumination power at wavelengths < 395 nm <sup>(9)</sup> (18)	2		mW/cm <sup>2</sup>	
ILL <sub>VIS</sub>	Illumination power at wavelengths $\geqslant$ 395 nm and $\leqslant$ 800 nm $^{(17)}$ $^{(18)}$			W/cm <sup>2</sup>	
ILL <sub>IR</sub>	Illumination power at wavelengths > 800 nm (18)			10	mW/cm <sup>2</sup>

- (1) All voltages are referenced to common ground V<sub>SS</sub>. V<sub>BIAS</sub>, V<sub>CC</sub>, V<sub>CCI</sub>, V<sub>OFFSET</sub>, and V<sub>RESET</sub> power supplies are all required for proper DMD operation. V<sub>SS</sub> must also be connected.
- (2) V<sub>OFFSET</sub> supply transients must fall within specified max voltages.
- (3) To prevent excess current, the supply voltage delta |V<sub>CC|</sub> − V<sub>CC</sub>| must be less than the specified limit. See † 10 and 图 10-1.
- (4) PWRDNZ input pin resets the SCP and disables the LVDS receivers. PWRDNZ input pin overrides SCPENZ input pin and tristates the SCPDO output pin.

- (5) The SCP clock is a gated clock. Duty cycle must be 50% ± 10%. SCP parameter is related to the frequency of DCLK.
- (6) See **8** 6-3.
- (7) See LVDS Timing Requirements in 节 6.7 and 图 6-7.
- (8) See 🛭 6-6 LVDS Waveform Requirements.
- (9) Simultaneous exposure of the DMD to the maximum † 6.4 for temperature and UV illumination will reduce device lifetime.

- (10) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in 🛚 7-1 and the package thermal resistance using 🕆 7.5.
- (11) Long-term is defined as the usable life of the device.
- (12) Per 图 6-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See 节 7.8 for a definition of micromirror landed duty cycle.
- (13) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours.
- (14) The average over time (including storage and operating) that the device is not in the "elevated dew point temperature range."
- (15) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>FLR</sub>.
- (16) Light illuminating the critical area on the window aperture shown in 🛭 6-2 should be limited to a maximum of Q<sub>AP-ILL</sub>.
- (17) The maximum allowable optical power incident on the DMD is limited by the maximum optical power density for each wavelength range specified and the micromirror array temperature (T<sub>ARRAY</sub>).
- (18) To calculate, see Micromirror Power Density Calculation.




图 6-1. Maximum Recommended Array Temperature—Derating Curve






图 6-2. Illumination Overfill Diagram—Critical Area

#### **6.5 Thermal Information**

	DLP651LE	
THERMAL METRIC	FYM Package	UNIT
	149 PINS	
Thermal resistance, active area to test point 1 (TP1) <sup>(1)</sup>	0.50	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the # 6.4.

The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.

Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.



### 6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High level output voltage	V <sub>CC</sub> = 3 V, I <sub>OH</sub> = - 20 mA	2.4			V
V <sub>OL</sub>	Low level output voltage	V <sub>CC</sub> = 3.6 V, I <sub>OL</sub> = 15 mA			0.4	V
l <sub>oz</sub>	High impedance output current	V <sub>CC</sub> = 3.6 V			10	μA
I <sub>IL</sub>	Low level input current	V <sub>CC</sub> = 3.6 V, VI = 0			- 60	μA
I <sub>IH</sub>	High level input current (1)	$V_{CC} = 3.6 \text{ V}, \text{ VI} = V_{CC}$			200	μA
I <sub>CC</sub>	Supply current VCC (2)	V <sub>CC</sub> = 3.6 V			479	mA
I <sub>CCI</sub>	Supply current VCCI (2)	V <sub>CCI</sub> = 3.6 V			309	mA
I <sub>OFFSET</sub>	Supply current VOFFSET (3)	V <sub>OFFSET</sub> = 8.75 V			25	mA
Z <sub>IN</sub>	Internal differential termination resistance		95		105	Ω
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)		90	100	110	Ω
Cı	Input capacitance <sup>(1)</sup>	f = 1 MHz			10	pF
Co	Output capacitance <sup>(1)</sup>	f = 1 MHz			10	pF
C <sub>IM</sub>	Input capacitance for MBRST[0:15] pins	f = 1 MHz	200		330	pF

- (1) Applies to LVCMOS pins only. Excludes LVDS pins and test pad pins
- (2) To prevent excess current, the supply voltage delta  $|V_{CCI}| V_{CCI}|$  must be less than the specified limit in  $\dagger$  6.4.
- (3) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> V<sub>OFFSET</sub>| must be less than the specified limit in † 6.4.

### 6.7 Timing Requirements

Over Recommended Operating Conditions (unless otherwise noted).

	PARAMETER DESCRIPTION	SIGNAL	MIN	TYP	MAX	UNIT
LVDS (1)					'	
t <sub>C</sub>	Clock cycle duration for DCLK_A	LVDS	3.03			ns
t <sub>C</sub>	Clock cycle duration for DCLK_B	LVDS	3.03			ns
t <sub>W</sub>	Pulse duration for DCLK_A	LVDS	1.36	1.52		ns
t <sub>W</sub>	Pulse duration for DCLK_B	LVDS	1.36	1.52		ns
t <sub>SU</sub>	Setup time for D_A(15:0) before DCLK_A	LVDS	0.35			ns
t <sub>SU</sub>	Setup time for D_A(15:0) before DCLK_B	LVDS	0.35			ns
t <sub>SU</sub>	Setup time for SCTRL_A before DCLK_A	LVDS	0.35			ns
t <sub>SU</sub>	Setup time for SCTRL_B before DCLK_B	LVDS	0.35			ns
t <sub>H</sub>	Hold time for D_A(15:0) after DCLK_A	LVDS	0.35			ns
t <sub>H</sub>	Hold time for D_B(15:0) after DCLK_B	LVDS	0.35			ns
t <sub>H</sub>	Hold time for SCTRL_A after DCLK_A	LVDS	0.35			ns
t <sub>H</sub>	Hold time for SCTRL_B after DCLK_B	LVDS	0.35			ns
t <sub>SKEW</sub>	Channel B relative to Channel A <sup>(2)</sup> (3)	LVDS	- 1.51		1.51	ns

- (1) See *Timing Requirements* for timing requirements for LVDS.
- (2) Channel A (Bus A) includes the following LVDS pairs: DCLK\_AN and DCLK\_AP, SCTRL\_AN and SCTRL\_AP, D\_AN(15:0) and D\_AP(15:0)
- (3) Channel B (Bus B) includes the following LVDS pairs: DCLK\_BN and DCLK\_BP, SCTRL\_BN and SCTRL\_BP, D\_BN(15:0) and D\_BP(15:0)







图 6-3. SCP Timing Requirements

See Recommended Operating Conditions for  $f_{\text{SCPCLK}}, t_{\text{SCP\_DS}}, t_{\text{SCP\_DH}}$ , and  $t_{\text{SCP\_PD}}$  specifications.

See Recommended Operating Conditions for  $t_{\rm r}$  and  $t_{\rm f}$  specifications and conditions.



Not to scale.

Refer to the *Timing Requirements*.

Refer to the  $\ensuremath{\textit{Pin Functions}}$  for list of LVDS pins and SCP pins.

图 6-4. Rise Time and Fall Time






图 6-5. Test Load Circuit for Output Propagation Measurement

For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. See Test Load Circuit for Output Propagation Measurement.

Not to Scale




图 6-6. LVDS Waveform Requirements

See Recommended Operating Conditions for  $V_{CM}$ ,  $V_{ID}$ , and  $V_{LVDS}$  specifications and conditions.






图 6-7. Timing Requirements

See *Timing Requirements* for timing requirements and LVDS pairs per channel (bus) defining  $D_P(0:x)$  and  $D_N(0:x)$ .



### 6.8 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
When loads are applied on both electrical and thermal interfa	ace areas			
Maximum load to be applied to the electrical interface area <sup>(1)</sup>			111	N
Maximum load to be applied to the thermal interface area <sup>(1)</sup>			111	N
When load is applied on the electrical interface area only				
Maximum load to be applied to the electrical interface area <sup>(1)</sup>			222	N
Maximum load to be applied to the thermal interface area <sup>(1)</sup>			0	N

(1) The load must be uniformly applied in the corresponding areas shown in the figure below.




图 6-8. System Mounting Interface Loads



# 6.9 Micromirror Array Physical Characteristics

表 6-1. Micromirror Array Physical Characteristics

PARAMETER DESCRIPTION			UNIT
Number of active columns (1)	M	1280	micromirrors
Number of active rows (1)	N	800	microminors
Micromirror (pixel) pitch (1)	Р	10.8	μm
Micromirror active array width (1)	Micromirror pitch × number of active columns	13.824	mm
Micromirror active array height (1) Micromirror pitch × number of active rows		8.640	mm
Micromirror active border size <sup>(2)</sup> Pond of Micromirror (POM)		10	micromirrors / side

- (1) See **8** 6-9.
- (2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the Pond Of Mirrors (POM). These micromirrors are structurally or electrically prevented from tilting toward the bright or "on" state but still require an electrical bias to tilt toward "off."




图 6-9. Micromirror Array Physical Characteristics

ZHCSTJ0 - OCTOBER 2023



Refer to † 6.9 table for M, N, and P specifications.



### 6.10 Micromirror Array Optical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Micromirror tilt and	ple (2) (3) (4) (5)	landed state (1)	11	12	13	Degrees
Micromirror crosso	over time (6)	typical performance		3		μs
Micromirror switch	ing time <sup>(7)</sup>	typical performance	10			μs
DMD Efficiency (4	20 nm - 680 nm) <sup>(8)</sup>			68		%
	Bright pixel(s) in active area (9)	Gray 10 screen (12)			0	
	Bright pixel(s) in the POM (9) (11)	Gray 10 screen (12)			1	
Image performance	Dark pixel(s) in the active area (10)	White screen (13)			4	Micromirrors
Portormanio	Adjacent pixel(s) (14)	Any screen			0	
	Unstable pixel(s) in active area (15)	Any screen			0	

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (4) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations or system contrast variations.
- (5) Refer to \( \bigsig 6-10.
- (6) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (7) The minimum time between successive transitions of a micromirror.
- (8) Efficiency numbers assume 24-degree illumination angle, F/2.4 illumination and collection cones, uniform source spectrum, and uniform pupil illumination. Efficiency numbers assume 100% electronic micromirror duty cycle and do not include optical overfill loss. The efficiency is measured photopically. Note that this number is specified under conditions described above and deviations from the specified conditions could result in decreased efficiency.
- (9) Bright pixel definition: a single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels
- (10) Dark pixel definition: a single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels
- (11) POM definition: rectangular border of off-state mirrors surrounding the active area
- (12) Gray 10 screen definition: a full screen with RGB values set to R = 10/255, G = 10/255, B = 10/255
- (13) White screen definition: a full screen with RGB values set to R=255/255, G = 255/255, B = 255/255
- (14) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster.
- (15) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image.

Product Folder Links: DLP651LE

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈






图 6-10. Micromirror Landed Orientation and Tilt

Refer to † 6.9 table for M, N, and P specifications.

### **6.11 Window Characteristics**

表 6-2. DMD Window Characteristics

PARAMETER	NOM
Window material	Corning Eagle XG
Window Refractive Index at 546.1 nm	1.5119

## **6.12 Chipset Component Usage Specification**

Reliable function and operation of the DLP651LE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.



### 7 Detailed Description

### 7.1 Overview


The DMD is a 0.65-inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-electrical-mechanical system (MEMS). The electrical interface is Low Voltage Differential Signaling (LVDS). The DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the † 7.2. The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

The DLP651LE DMD is part of the chipset comprising of the DLP651LE DMD, the DLPC4430 display controller, the DLPA100 power and motor driver and the DLPA200 micromirror driver. To ensure reliable operation, the DLP651LE DMD must always be used with the DLPC4430 display controller, the DLPA100 power and motor driver and the DLPA200 micromirror driver.

Product Folder Links: DLP651LE



### 7.2 Functional Block Diagram



For pin details on Channels A, B refer to *Pin Configuration and Functions* and LVDS Interface section of *Timing Requirements*.



#### 7.3 Feature Description

#### 7.3.1 Power Interface

The DMD requires 3 DC voltages: DMD\_P3P3V,  $V_{OFFSET}$ , and MBRST. DMD\_P3P3V is created by the DLPA100 power and motor driver and the DLPA200 DMD micromirror driver. Both the DLPA100 and DLPA200 create the main DMD voltages, as well as powering various peripherals (TMP411,  $I^2C$ , and TI level translators). DMD\_P3P3V provides the  $V_{CC}$  voltage required by the DMD.  $V_{OFFSET}$  (8.5V) and MBRST are made by the DLPA200 and are supplied to the DMD to control the micromirrors.

#### **7.3.2 Timing**

This data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be considered. 

6-5 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

### 7.4 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. System optical performance and image quality strongly relate to optical system design parameter trade offs. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

### 7.4.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle (and vice versa), contrast degradation, and objectionable artifacts in the display' s border and/or active area could occur.

#### 7.4.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

#### 7.4.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. Design the illumination optical system to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈



### 7.5 Micromirror Array Temperature Calculation




图 7-1. DMD Thermal Test Points



$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$
 (1)

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$
(2)

#### where

- T<sub>ARRAY</sub> = Computed array temperature (°C)
- T<sub>CERAMIC</sub> = Measured ceramic temperature (°C) (TP1 location)
- R<sub>ARRAY-TO-CERAMIC</sub> = Thermal resistance of package specified in # 6.5 from array to ceramic TP1 (°C/Watt)
- Q<sub>ARRAY</sub> = Total DMD power on the array (W) (electrical + absorbed)
- Q<sub>ELECTRICAL</sub> = Nominal Electrical Power (W)
- Q<sub>INCIDENT</sub> = Incident illumination optical power (W)
- Q<sub>ILLUMINATION</sub> = (DMD average thermal absorptivity × Q<sub>INCIDENT</sub>) (W)
- DMD average thermal absorptivity = 0.42

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 1.5 W. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a single chip or multichip DMD system. It assumes an illumination distribution of 83.7% on the active array, and 16.3% on the array border.

The sample calculation for a typical projection application is as follows:

$$Q_{\text{INCIDENT}} = 45 \text{ W (measured)}$$

$$T_{\text{CERAMIC}} = 55.0^{\circ}\text{C}$$

$$Q_{\text{ELECTRICAL}} = 1.5 \text{ W}$$

$$Q_{\text{ARRAY}} = 1.5 \text{ W} + (0.42 \times 45 \text{ W}) = 20.4 \text{ W}$$

$$T_{\text{ARRAY}} = 55.0^{\circ}\text{C} + (20.4 \text{ W} \times 0.50^{\circ}\text{C/W}) = 65.2 ^{\circ}\text{C}$$

#### 7.6 Micromirror Power Density Calculation

The calculation of the optical power density of the illumination on the DMD in the different wavelength bands uses the total measured optical power on the DMD, percent illumination overfill, area of the active array, and ratio of the spectrum in the wavelength band of interest to the total spectral optical power.

Product Folder Links: DLP651LE

- ILL<sub>UV</sub> = [OP<sub>UV-RATIO</sub> × Q<sub>INCIDENT</sub>] × 1000 ÷ A<sub>ILL</sub> (mW/cm<sup>2</sup>)
- ILL<sub>VIS</sub> = [OP<sub>VIS-RATIO</sub> × Q<sub>INCIDENT</sub>] ÷ A<sub>ILL</sub> (W/cm<sup>2</sup>)
- ILL<sub>IR</sub> = [OP<sub>IR-RATIO</sub> × Q<sub>INCIDENT</sub>] × 1000 ÷ A<sub>ILL</sub> (mW/cm<sup>2</sup>)
- ILL<sub>BLU</sub> = [OP<sub>BLU-RATIO</sub> × Q<sub>INCIDENT</sub>] ÷ A<sub>ILL</sub> (W/cm<sup>2</sup>)
- ILL<sub>BLU1</sub> = [OP<sub>BLU1-RATIO</sub> × Q<sub>INCIDENT</sub>] ÷ A<sub>ILL</sub> (W/cm<sup>2</sup>)
- $A_{ILL} = A_{ARRAY} \div (1 OV_{ILL}) (cm^2)$

#### where:

• ILL<sub>UV</sub> = UV illumination power density on the DMD (mW/cm<sup>2</sup>)



- ILL<sub>VIS</sub> = VIS illumination power density on the DMD (W/cm<sup>2</sup>)
- ILL<sub>IR</sub> = IR illumination power density on the DMD (mW/cm<sup>2</sup>)
- ILL<sub>BLU</sub> = BLU illumination power density on the DMD (W/cm<sup>2</sup>)
- ILL<sub>BLU1</sub> = BLU1 illumination power density on the DMD (W/cm<sup>2</sup>)
- A<sub>II I</sub> = illumination area on the DMD (cm<sup>2</sup>)
- Q<sub>INCIDENT</sub> = total incident optical power on DMD (W) (measured)
- A<sub>ARRAY</sub> = area of the array (cm<sup>2</sup>) (data sheet)
- OV<sub>III</sub> = percent of total illumination on the DMD outside the array (%) (optical model)
- OP<sub>UV-RATIO</sub> = ratio of the optical power for wavelengths <410 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP<sub>VIS-RATIO</sub> = ratio of the optical power for wavelengths ≥410 and ≤800 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP<sub>IR-RATIO</sub> = ratio of the optical power for wavelengths >800 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP<sub>BLU-RATIO</sub> = ratio of the optical power for wavelengths ≥410 and ≤475 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP<sub>BLU1-RATIO</sub> = ratio of the optical power for wavelengths ≥410 and ≤440 nm to the total optical power in the illumination spectrum (spectral measurement)

The illumination area varies and depends on the illumination overfill. The total illumination area on the DMD is the array area and overfill area around the array. The optical model is used to determine the percent of the total illumination on the DMD that is outside the array (OV<sub>ILL</sub>) and the percent of the total illumination that is on the active array. From these values the illumination area (AILL) is calculated. The illumination is assumed to be uniform across the entire array.

From the measured illumination spectrum, the ratio of the optical power in the wavelength bands of interest to the total optical power is calculated.

#### Sample calculation:

Q <sub>INCIDENT</sub> = 45 W (measured)	(4)
A <sub>ARRAY</sub> = (13.824 mm × 8.640 mm) ÷ 100 = 1.1944 cm <sup>2</sup> (data sheet)	(5)
OV <sub>ILL</sub> = 16.3% (optical model)	(6)
OP <sub>UV-RATIO</sub> = 0.00017 (spectral measurement)	(7)
OP <sub>VIS-RATIO</sub> = 0.99977 (spectral measurement)	(8)
OP <sub>IR-RATIO</sub> = 0.00006 (spectral measurement)	(9)
OP <sub>BLU-RATIO</sub> = 0.28100 (spectral measurement)	(10)
OP <sub>BLU1-RATIO</sub> = 0.03200 (spectral measurement)	(11)
$A_{ILL} = 1.1944 \text{ cm}^2 \div (1 - 0.163) = 1.4270 \text{ cm}^2$	(12)

Product Folder Links: DLP651LE

INSTRUMENTS

www.ti.com.cn

ZHCSTJ0 - OCTOBER 2023

$ILL_{UV} = [0.00017 \times 45 \text{ W}] \times 1000 \div 1.4270 \text{ cm}^2 = 5.361 \text{ mW/cm}^2$	(13)
$ILL_{VIS} = [0.99977 \times 45 \text{ W}] \div 1.4270 \text{ cm}^2 = 31.53 \text{ W/cm}^2$	(14)
$ILL_{IR} = [0.00006 \times 45 \text{ W}] \times 1000 \div 1.4270 \text{ cm}^2 = 1.892 \text{ mW/cm}^2$	(15)
$ILL_{BLU} = [0.28100 \times 45 \text{ W}] \div 1.4270 \text{ cm}^2 = 8.86 \text{ W/cm}^2$	(16)
$ILL_{RIII1} = [0.03200 \times 45 \text{ W}] \div 1.4270 \text{ cm}^2 = 1.01 \text{ W/cm}^2$	(17)

### 7.7 Window Aperture Illumination Overfill Calculation

The amount of optical overfill on the critical area of the window aperture cannot be measured directly. For systems with uniform illumination on the array the amount is determined using the total measured incident optical power on the DMD, and the ratio of the total optical power on the DMD that is on the defined critical area. The optical model is used to determine the percent of optical power on the window aperture critical area and estimate the size of the area.

•  $Q_{AP-ILL} = [Q_{INCIDENT} \times OP_{AP\_ILL\_RATIO}] \div A_{AP\_ILL} (W/cm^2)$ 

#### where:

- Q<sub>AP-ILL</sub> = window aperture illumination overfill (W/cm<sup>2</sup>)
- Q<sub>INCIDENT</sub> = total incident optical power on the DMD (Watts) (measured)
- OP<sub>AP\_ILL\_RATIO</sub> = ratio of the optical power on the critical area of the window aperture to the total optical power on the DMD (optical model)
- A<sub>AP-ILL</sub> = size of the window aperture critical area (cm<sup>2</sup>) (datasheet)
- OP<sub>CA RATIO</sub> = percent of the window aperture critical area with incident optical power (%) (optical model)

Sample calculation:






图 7-2. Window Aperture Overfill Example

See the figure for the length of the critical aperture.

$$Q_{INCIDENT} = 45 \text{ W (measured)}$$
(18)

$$OP_{AP\ ILL\ RATIO} = 0.312\%$$
 (optical model) (19)

$$OV_{CA\ RATIO} = 25\%$$
 (optical model) (20)

$$A_{AP-II.I} = 0.99977 \text{ cm} \times 0.050 \text{ cm} = 0.049989 \text{ (cm}^2)$$
 (23)

$$Q_{AP-ILL} = (45 \times 0.00312) \div (0.049989 \times 0.25) = 11.2 \text{ (W/cm}^2)$$
(24)

### 7.8 Micromirror Landed-On/Landed-Off Duty Cycle

# 7.8.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On state versus the amount of time the same micromirror is landed in the Off state.

*提交文档反馈* Copyright © 2023 Texas Instruments Incorporated



As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On state 100% of the time (and in the Off state 0% of the time); whereas 0/100 would indicate that the pixel is in the Off state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.

#### 7.8.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

#### 7.8.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in 

8 6-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the Maximum Operating DMD Temperature at a given long-term average Landed Duty Cycle.

### 7.8.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in  $\gtrsim$  7-1.

表 7-1. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30

Product Folder Links: DLP651LE

Copyright © 2023 Texas Instruments Incorporated



表 7-1. Grayscale Value and Landed Duty Cycle (续)

	· , , , , , , , , , , , , , , , , , , ,
GRAYSCALE VALUE	LANDED DUTY CYCLE
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

Landed Duty Cycle = (Red\_Cycle\_% × Red\_Scale\_Value) + (Green\_Cycle\_% × Green\_Scale\_Value) + (Blue Cycle % × Blue Scale Value)

#### Where

• Red\_Cycle\_%, Green\_Cycle\_%, and Blue\_Cycle\_%, represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point. (1)

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, and blue color intensities would be as shown in  $\frac{1}{2}$  7-2 and  $\frac{1}{2}$  7-3.

表 7-2. Example Landed Duty Cycle for Full-Color, Color Percentage

RED CYCLE	GREEN CYCLE	BLUE CYCLE			
50%	20%	30%			

表 7-3. Example Landed Duty Cycle for Full-Color

RED SCALE	GREEN SCALE	BLUE SCALE	LANDED DUTY CYCLE			
0%	0%	0%	0/100			
100%	0%	0%	50/50			
0%	100%	0%	20/80			
0%	0%	100%	30/70			
12%	0%	0%	6/94			
0%	35%	0%	7/93			
0%	0%	60%	18/82			
100%	100%	0%	70/30			
0%	100%	100%	50/50			
100%	0%	100%	80/20			
12%	35%	0%	13/87			
0%	35%	60%	25/75			
12%	0%	60%	24/76			
100%	100%	100%	100/0			

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *DLP651LE* 



# 8 Application and Implementation

#### 备注


以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 8.1 Application Information

Texas Instruments DLP technology is a micro-electro-mechanical systems (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, either towards the projection optics, or the collection optics. The large micromirror array size and ceramic package provides great thermal performance for bright display applications. Typical applications using the DLP651LE include education projectors, and business projectors.

### 8.2 Typical Application

The DLP651LE digital micromirror device (DMD), combined with a DLPC4430 digital controller, DLPA100 power management device, and DLPA200 micromirror driver provides WXGA resolution for bright, colorful display applications. A typical display system that uses the DLP651LE and additional system components is shown in  $\boxtimes$  8-1.








图 8-1. Typical DLPC4430 Application (LED, Top; LPCW, Bottom)

#### 8.2.1 Design Requirements

The DLP 0.65 WXGA chipset can be used to create an efficient projection system. This chipset includes the DLP651LE, DLPC4430, DLPA100, and the DLPA200. The DLP651LE is used as the core imaging device in the display system and contains a 0.65-inch array of micromirrors. The DLPC4430 controller is the digital interface between the DMD and the rest of the system. The controller drives the DMD by taking the converted source data from the front end receiver and transmitting it to the DMD over a high speed interface. The DLPA100 power management device provides voltage regulators for the controller and colorwheel motor control. The DLPA200 provides the power and sequencing to drive the DLP651LE. To ensure reliable operation, the DLP651LE DMD must always be used with the DLPC4430 display controller, a DLPA100 PMIC driver, and a DLPA200 DMD micromirror driver.

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include lamp, LED, laser, or laser phosphor. The type of illumination used and desired brightness will have a major effect on the overall system design and size.

#### 8.2.2 Detailed Design Procedure

For help connecting the DLPC4430 display controller and the DLP651LE DMD, see the reference design schematic. For a complete DLP system, an optical module or light engine is required that contains the DLP651LE DMD, associated illumination sources, optical elements, and necessary mechanical components. The optical module is typically supplied by an optical OMM (optical module manufacturer) who specializes in designing optics for DLP projectors.

### 8.2.3 Application Curves




图 8-2. Luminance vs. Current



### 9 Layout

### 9.1 Layout Guidelines

The DLP651LE DMD is part of a chipset controlled by the DLPC4430 display controller in conjunction with the DLPA100 power and motor driver. These guidelines help to design a PCB board with the DLP651LE DMD. The DLP651LE DMD board is a high-speed multilayer PCB, with primarily high-speed digital logic with dual edge clock rates up to 400 MHz for DMD LVDS signals. The remaining traces comprise low-speed digital LVTTL signals. Use mini power planes for VOFFSET and MBRST[0:15]. Solid planes are required for DMD\_P3P3V (3.3 V) and ground. The target impedance for the PCB is 50  $\Omega$  ±10% with the LVDS traces being 100  $\Omega$  ±10% differential. Use an 8-layer stack-up as described in  $\Xi$  9-1.

### 9.2 Layout Example

### 9.2.1 Layers

₹ 9-1 shows the layer stack-up and copper weight for each layer. Small subplanes are allowed on signal routing layers to connect components to major subplanes on top/bottom layers if necessary.

衣 9-1. Layer Stack-Up										
LAYER NO.	LAYER NAME	COPPER WT.	COMMENTS							
1	Side A—DMD only	1.5 oz	DMD, escapes, low frequency signals, power subplanes							
2	Ground	1 oz	Solid ground plane (net GND)							
3	Signal	0.5 oz	50- $\Omega$ and 100- $\Omega$ differential signals							
4	Ground	1 oz	Solid ground plane (net GND)							
5	DMD_P3P3V	1 oz	+3.3-V power plane (net DMD_P3P3V)							
6	6 Signal 7 Ground		50- $\Omega$ and 100- $\Omega$ differential signals							
7			Solid ground plane (net GND)							
8	Side B—all other components	1.5 oz	Discrete components, low frequency signals, power subplanes							

表 9-1. Layer Stack-Up

#### 9.2.2 Impedance Requirements

TI recommends the board have matched impedance of 50  $\,^{\Omega}$  ±10% for all signals. The following table lists the exceptions.

Act = Openia imposano reganono										
SIGNAL TYPE	SIGNAL NAME	IMPEDANCE (Ω)								
A shannal IV/DC	D_AP(0:15), D_AN(0:15)									
A channel LVDS differential pairs	DCLK_AP, DCLK_AN	100 ±10% differential across each pair								
unicicitiai pairs	SCTRL_AP, SCTRL_AN									
D	D_BP(0:15), D_BN(0:15)									
B channel LVDS differential pairs	DCLK_BP, DCLK_BN	100 ±10% differential across each pair								
amoroman pano	SCTRL_BP, SCTRL_BN									

表 9-2. Special Impedance Requirements

#### 9.2.3 Trace Width, Spacing

Unless otherwise specified, TI recommends all signals follow the 0.005-inch/0.005-inch design rule. Minimum trace clearance from the ground ring around the PWB has a 0.1-inch minimum. Actual trace widths and clearances will be determined based on an analysis of impedance and stack-up requirements.

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *DLP651LE* 



# 10 Power Supply Recommendations

The following power supplies are all required to operate the DMD:  $V_{SS}$ ,  $V_{BIAS}$ ,  $V_{CC}$ ,  $V_{CCI}$ ,  $V_{OFFSET}$ , and  $V_{RESET}$ . DMD power-up and power-down sequencing is strictly controlled by the DLP display controller.

#### 备注

CAUTION: For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to any of the prescribed power-up and power-down requirements may affect device reliability. See 

10-1—DMD Power Supply Sequencing Requirements.

 $V_{BIAS}$ ,  $V_{CC}$ ,  $V_{CCI}$ ,  $V_{OFFSET}$ , and  $V_{RESET}$  power supplies must be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Common ground  $V_{SS}$  must also be connected.

### 10.1 DMD Power Supply Power-Up Procedure

- During power-up, V<sub>CC</sub> and V<sub>CCI</sub> must always start and settle before V<sub>OFFSET</sub> plus the first time delay period (t<sub>D1</sub>). V<sub>BIAS</sub> and V<sub>RESET</sub> voltages are applied to the DMD.
- During power-up, it is a strict requirement that the voltage delta between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in 节 6.4.
- During power-up, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>BIAS</sub>.
- Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements specified in 节 6.1, in 节 6.4, and in 图 10-1.
- During power-up, LVCMOS input pins must not be driven high until after V<sub>CC</sub> and V<sub>CCI</sub> have settled at operating voltages listed in <sup>††</sup> 6.4.


### 10.2 DMD Power Supply Power-Down Procedure

- During power-down, V<sub>CC</sub> and V<sub>CCI</sub> must be supplied until after V<sub>CC2</sub> is discharged to within the specified limit of ground. Refer to <sup>††</sup> 6.4.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements specified in 节 6.1 and 节 6.4.

Product Folder Links: DLP651LE

• During power-down, LVCMOS input pins must be less than specified in 节 6.4.





- A. See Pin Configuration and Functions for pin functions.
- B.  $V_{CC}$  must be up and stable prior to  $V_{CC2}$  powering up.
- C. PWRDNZ has two turn on options. Option 1: PWRDNZ does not go high until V<sub>CC</sub> and V<sub>CC2</sub> are up and stable, or Option 2: PWRDNZ must be pulsed low for a minimum of T<sub>PWRDNZ</sub>, or 10 ns after V<sub>CC</sub> and V<sub>CC2</sub> are up and stable.
- D. There is a minimum of  $T_{LVDS\_ARSTZ}$ , or 2  $\,\mu$  s, wait time from PWRDNZ going high for the LVDS receiver to recover.
- E. After the DMD micromirror park sequence is complete, the DLP controller software initiates a hardware power-down that activates the PWRDNZ and disables V<sub>CC2</sub>.
- F. Under power-loss conditions, where emergency DMD micromirror park procedures are being enacted by the DLP controller hardware, PWRDNZ goes low.
- G. V<sub>CC</sub> must remain high until after V<sub>CC2</sub> goes low.
- H. To prevent excess current, the supply voltage delta |V<sub>CCI</sub> V<sub>CC</sub>| must be less than specified limit in † 6.4.

图 10-1. Power Supply Timing<sup>(1)</sup>



# 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Device Nomenclature




图 11-1. Device Number Description

### 11.1.2 Device Markings

The device marking will include both human-readable information and a two-dimensional matrix code. The human-readable information is described in [8] 11-2. The two-dimensional matrix code is an alpha-numeric string that contains the DMD part number, Part 1 and Part 2 of the serial number.




图 11-2. DMD Marking Locations

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLP651LE:

- DLPC4430 Display Controller Data Sheet
- DLPA100 Power and Motor Driver Data Sheet
- DLPA200 Micromirror Driver Data Sheet

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 支持资源

TI E2E<sup>™</sup> 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

Product Folder Links: DLP651LE

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈



链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。


### 11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

提交文档反馈

Copyright © 2023 Texas Instruments Incorporated







# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DLP651LE

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	. ,	.,				(4)	(5)		. ,
DLP651LEA0FYM	1 Active Producti		CPGA (FYM)   149	33   JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 90	
DLP651LEA0FYM.A	Active	Production	CPGA (FYM)   149	33   JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 90	
DLP651LEA0FYM.B	Active	Production	CPGA (FYM)   149	33   JEDEC TRAY (5+1)	-	Call TI	Call TI	0 to 90	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 18-Jul-2025

#### **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DLP651LEA0FYM	FYM	CPGA	149	33	3 x 11	150	315	135.9	12190	27.5	20	27.45
DLP651LEA0FYM.A	FYM	CPGA	149	33	3 x 11	150	315	135.9	12190	27.5	20	27.45

# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月