







**DLP3020-Q1** 

FEBRUARY 2022

# 适用于汽车内部显示的 DLP3020-Q1 0.3 英寸 WVGA DMD

## 1 特性

- 已通过汽车认证
- 0.3 英寸对角线微镜阵列
  - 7.6µm 微镜间距
  - ±12° 微镜倾斜角(相对于平面)
  - 用于效率优化的侧向照明
- WVGA (864 × 480) 分辨率
- 偏振无关型空间光调制器
  - 与 LED 或激光光源兼容
  - 可通讨偏光眼镜看到图像
- 低功耗:105mW(典型值)
- 工作温度范围: 40°C 至 105°C
- 具有 7.0°C/W 热效率的气密封装
- 可实现系统内验证的 JTAG 边界扫描
- 与 DLPC120-Q1 汽车 DMD 控制器兼容
- 78MHz DDR DMD 接口
- 与 DLP3030-Q1 具有相同的微镜阵列,但封装尺寸 更小

## 2 应用

- 宽视场和增强现实抬头显示 (HUD)
- 数字仪表组、导航和信息娱乐系统挡风玻璃显示
- 车内投影显示和照明


## 3 说明

DLP3020-Q1 汽车 DMD 主要面向具有大视场或增强现 实功能(需要长焦距)的汽车抬头显示(HUD)应用。 该芯片组能够与 LED 或激光器搭配使用,以生成具有 125% 以上 NTSC 色域的深度饱和颜色并支持 24 位 RGB 视频输入。此外,该芯片组可以凭借宽动态范围 和快速开关功能(不随温度的变化而变化)实现高亮度 (15,000cd/m2 典型值) HUD 系统。当用于 TI 参考设 计中时,能够实现超过5000:1的极高动态范围,以满 足汽车 HUD 系统针对明亮的白昼和黑暗的夜晚驾驶条 件的工作范围要求。该器件与 DLP3030-Q1 具有相同 的微镜阵列,但封装尺寸更小,从而可以减小光学系统 设计的整体体积。

#### 器件信息

器件型号 <sup>(1)</sup>	封装	封装尺寸 ( 标称值 )
DLP3020-Q1	FQR (64)	8.55 mm × 16.80 mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



DLP3020-Q1 系统方框图



## **Table of Contents**

1 特性 1	7.5 DMD Image Performance Specification	26
2 应用	7.6 Micromirror Array Temperature Calculation	26
_ <u></u>	7.7 Micromirror Landed-On/Landed-Off Duty Cycle	27
4 Revision History2	8 Application and Implementation	28
5 Pin Configuration and Functions3	8.1 Application Information	28
6 Specifications6	8.2 Typical Application	28
6.1 Absolute Maximum Ratings6	8.3 Application Mission Profile Consideration	29
6.2 Storage Conditions6	9 Power Supply Recommendations	30
6.3 ESD Ratings 6	9.1 Power Supply Sequencing Requirements	30
6.4 Recommended Operating Conditions7	10 Layout	
6.5 Thermal Information8	10.1 Layout Guidelines	
6.6 Electrical Characteristics9	10.2 Temperature Diode Pins	32
6.7 Timing Requirements11	11 Device and Documentation Support	
6.8 Switching Characteristics15	11.1 Device Support	
6.9 System Mounting Interface Loads	11.2 Documentation Support	34
6.10 Physical Characteristics of the Micromirror Array 16	11.3 接收文档更新通知	34
6.11 Micromirror Array Optical Characteristics 18	11.4 支持资源	34
6.12 Window Characteristics	11.5 Trademarks	34
6.13 Chipset Component Usage Specification 19	11.6 Electrostatic Discharge Caution	34
7 Detailed Description20	11.7 Device Handling	34
7.1 Overview20	11.8 术语表	34
7.2 Functional Block Diagram20	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description21	Information	34
7.4 System Optical Considerations25		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
February 2022	*	Initial Release



# **5 Pin Configuration and Functions**




图 5-1. FQR Package, 64-Pin LGA (Bottom View)



## 表 5-1. Pin Functions

P	IN		表 5-1. Pin Functions		
NAME	NO.	TYPE	DESCRIPTION		
DATA(0)	A2				
DATA(1)	A4				
DATA(2)	B2				
DATA(3)	B3				
DATA(4)	B5				
DATA(5)	C2				
DATA(6)	C3				
DATA(7)	B4		Data bus. Synchronous to rising edge and falling edge of DCLK.		
DATA(8)	C5				
DATA(9)	D2				
DATA(10)	D3				
	D4				
DATA(11) D4 DATA(12) D5					
DATA(13)	E2	LVCMOS			
DATA(14)	F5	input			
DCLK	F4		Data clock.		
LOADB	F3		Parallel latch load enable. Synchronous to rising edge and falling edge of DCLK.		
SCTRL	E4		Serial control (sync). Synchronous to rising edge and falling edge of DCLK.		
TRC	F2		Toggle rate control. Synchronous to rising edge and falling edge of DCLK.		
DAD_BUS	B15		Reset control serial bus. Synchronous to rising edge of SAC_CLK.		
RESET_OEZ	C15		Active low. Output enable signal for internal reset driver circuitry.		
RESET_STROB E	B13		Active low. Output enable signal for internal reset driver circuitry.  Rising edge on RESET_STROBE latches in the control signals.		
SAC_BUS	A15		Stepped address control serial bus. Synchronous to rising edge of SAC_CLK.		
SAC_CLK	A14		Stepped address control clock.		
TCK	F15		JTAG clock.		
TDI	E13		JTAG data input. Synchronous to rising edge of TCK. Bond pad connects to internal pull up resistor.		
TDO	G15	LVCMOS output	JTAG data output. Synchronous to falling edge of TCK. Tri-state fail-safe output buffer.		
TMS	G14	LVCMOS input	JTAG mode select. Synchronous to rising edge of TCK. Bond pad connects to internal pull up resistor.		
TEMP_MINUS	G13	Analog input	Calibrated temperature diode used to assist accurate temperature measurements of		
TEMP_PLUS	G2	Analog input	DMD die.		
V <sub>BIAS</sub>	D15		Power supply for positive bias level of mirror reset signal.		
V <sub>CC</sub>	A5, B12, C14, D12, F13, G3	Power	Device comply for leave the second CNACC leave Device prompty for second high welfage of		
V <sub>OFFSET</sub>	E14		Power supply for high voltage CMOS logic. Power supply for stepped high voltage at mirror address electrodes. Power supply for offset level of mirror reset signal.		
V <sub>REF</sub>	E15		Power supply for low voltage CMOS DDR interface.		
V <sub>RESET</sub>	D14	Davis	Power supply for negative reset level of mirror reset signal.		
V <sub>SS</sub>	A3, A13, B14, C4, C12, C13, D13, E3, E5, E12, F12, F14, G4, G12	Power	Common return for all power.		







# 表 5-1. Pin Functions (continued)

PIN		TYPE	DESCRIPTION		
NAME	NO.	IIFE	DESCRIPTION		
RESERVED	A1, A12, A16,B1, B16, F1, F16, G1, G5, G16	Reserved	Do not connect.		



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

See (2)

	MIN	MAX	UNIT
		I	
LVCMOS logic supply voltage	- 0.5	4	V
LVCMOS logic supply voltage	- 0.5	4	V
Mirror electrode and HVCMOS voltage	- 0.5	8.75	V
Mirror electrode voltage	- 0.5	17	V
Supply voltage delta <sup>(3)</sup>		8.75	V
Mirror electrode voltage	- 11	0.5	V
	- 0.5	V <sub>REF</sub> + 0.3	V
Clock frequency	60	82	MHz
Temperature diode current		500	μA
Operating DMD array temperature <sup>(4)</sup>	- 40	105	°C
	LVCMOS logic supply voltage  Mirror electrode and HVCMOS voltage  Mirror electrode voltage  Supply voltage delta <sup>(3)</sup> Mirror electrode voltage  Clock frequency  Temperature diode current	LVCMOS logic supply voltage -0.5  LVCMOS logic supply voltage -0.5  Mirror electrode and HVCMOS voltage -0.5  Mirror electrode voltage -0.5  Supply voltage delta <sup>(3)</sup> Mirror electrode voltage -11  -0.5  Clock frequency 60  Temperature diode current	LVCMOS logic supply voltage         - 0.5         4           LVCMOS logic supply voltage         - 0.5         4           Mirror electrode and HVCMOS voltage         - 0.5         8.75           Mirror electrode voltage         - 0.5         17           Supply voltage delta <sup>(3)</sup> 8.75           Mirror electrode voltage         - 11         0.5           - 0.5         V <sub>REF</sub> + 0.3           Clock frequency         60         82           Temperature diode current         500

- (1) All voltage values are with respect to the ground pins (V<sub>SS</sub>).
- (2) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Unless otherwise indicated, these are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- (3) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> V<sub>OFFSET</sub>| must be less than or equal to 8.75 V.
- (4) See # 7.6.

## **6.2 Storage Conditions**

Applicable for the DMD as a component or non-operating in a system. The device is not designed to be exposed to corrosive environments.

		MIN	MAX	UNIT
T <sub>stg</sub>	DMD storage temperature	- 40	125	°C

## 6.3 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All Pins	±2000	
V <sub>(ES</sub>	V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM) per AEC Q100-011	All Pins	±750	V
		Charged-device model (CDIVI) per AEC Q100-011	Corner Pins <sup>(2)</sup>	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) Corner pins are A1, G1, A16, and G16.



## **6.4 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
SUPPLY VOLTAGE	RANGE					
V <sub>REF</sub>	LVCMOS interface power supply voltage		1.65	1.8	1.95	V
V <sub>CC</sub>	LVCMOS logic power supply voltage		2.25	2.5	2.75	V
V <sub>OFFSET</sub>	Mirror electrode and HVCMOS voltage		8.25	8.5	8.75	V
V <sub>BIAS</sub>	Mirror electrode voltage		15.5	16	16.5	V
V <sub>BIAS</sub> - V <sub>OFFSET</sub>	Supply voltage delta <sup>(2)</sup>				8.75	V
V <sub>RESET</sub>	Mirror electrode voltage		- 9.5	- 10	- 10.5	V
V <sub>P</sub> VT+	Positive going threshold voltage		0.4 × V <sub>REF</sub>		0.7 × V <sub>REF</sub>	V
V <sub>N</sub> VT -	Negative going threshold voltage	Negative going threshold voltage			0.6 × V <sub>REF</sub>	V
V <sub>H</sub> ΔVT	Hysteresis voltage (Vp - Vn)		0.1 × V <sub>REF</sub>		0.4 × V <sub>REF</sub>	V
I <sub>OH_TDO</sub>	High level output current @ Voh = 2.25 V, TDO, Vcc = 2.25 V				- 2	mA
I <sub>OL_TDO</sub>	Low level output current @ Vol = 0.4 V, TDO, Vcc = 2.25 V				2	mA
TEMPERATURE DI	ODE					
I <sub>TEMP_DIODE</sub>	Max current source into temperature diode (4)				120	μA
ENVIRONMENTAL						
T <sub>ARRAY</sub> (5)	Operating DMD array temperature - steady sta	te <sup>(1)</sup>	- 40		105	°C
ILL <sub>UV</sub> (3)	Illumination, wavelength < 395 nm				2.0	mW/cm <sup>2</sup>
ILL <sub>OVERFILL</sub>	Illumination overfill maximum heat load in area shown in 图 6-1 <sup>(6)</sup>	T <sub>ARRAY</sub> ≤ 75°C			26	
ILL <sub>OVERFILL</sub>	Illumination overfill maximum heat load in area shown in 图 6-1 <sup>(6)</sup>	T <sub>ARRAY</sub> > 75°C			20	mW/mm <sup>2</sup>

- (1) DMD active array temperature can be calculated as shown in † 7.6 and assumes uniform illumination across the array.
- (2) To prevent excess current, the supply voltage delta  $|V_{BIAS} V_{OFFSET}|$  must be less than or equal to 8.75 V.
- (3) The maximum operation conditions for DMD array temperature and illumination UV shall not be implemented simultaneously.
- (4) Temperature diode is to assist in the calculation of the DMD array temperature during operation.
- (5) Operating profile information for device micromirror landed duty-cycle and temperature may be provided if requested.
- The active area of the DLP3020-Q1 device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to minimize light flux incident outside the active array. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation. Overfill illumination in excess of this specification may also impact thermal performance.






图 6-1. Illumination Overfill Diagram

#### **6.5 Thermal Information**

		DLP3020-Q1	
THERMAL METRIC <sup>(1)</sup>		FQR (LGA)	UNIT
Thermal resistance	Active area to test point 1 (TP1) <sup>(1)</sup>	7.0	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in † 6.4. The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.



## **6.6 Electrical Characteristics**

Over operating free-air temperature range (unless otherwise noted)(2)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP MAX	UNIT
\ /	High lavel autout valtage	VCC = 2.25 V	4.7		.,
V <sub>OH</sub>	High level output voltage	$I_{OH} = -8 \text{ mA}$	1.7		V
\	High level output voltage <sup>(6)</sup>	VREF = 1.8 V	1.44		V
V <sub>OH2</sub>	night level output voltage (%)	$I_{OH} = -2 \text{ mA}$	1.44		\ \ \ \
V <sub>OL</sub>	Low level output voltage	VCC = 2.75 V		0.4	V
v OL	Low level output voltage	I <sub>OL</sub> = 8 mA		0.4	\ \ \ \
$V_{OL2}$	Low level output voltage <sup>(6)</sup>	VREF = 1.8 V		0.36	V
V OL2	Low level output voltage	I <sub>OL</sub> = 2 mA		0.50	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
		VREF = 1.95 V	- 10		
l	Output high impedance current	V <sub>OL</sub> = 0 V	- 10		μA
oz	Output high impedance current	VREF = 1.95 V		10	
		V <sub>OH</sub> = VREF		10	
1	Low level input current <sup>(3)</sup>	VREF = 1.95 V	- 5		
IL	Low level input current	V <sub>I</sub> = 0 V	- 3		μA
ı	High level input current <sup>(3)</sup>	VREF = 1.95 V		6	
Іін	night level input current(4)	V <sub>I</sub> = VREF		C	μA
1	Low level input current <sup>(4)</sup>	VREF = 1.95 V	705		
l <sub>IL2</sub>	Low lever input current	V <sub>I</sub> = 0 V	- 785		μA
ı	High level input current <sup>(4)</sup>	VREF = 1.95 V		6	
IH2	night level input current(*)	V <sub>I</sub> = VREF		C	μA
1	Low level input current <sup>(5)</sup>	VREF = 1.95 V	Г		
IL3	Low level input current	V <sub>I</sub> = 0 V	- 5		μA
1	High level input current <sup>(5)</sup>	VREF = 1.95 V		785	
IH3	night level input current.	V <sub>I</sub> = VREF		763	μA
CURRENT					
REF	Current at V <sub>REF</sub> = 1.95 V	f <sub>DCLK</sub> = 80 MHz		2.80	mA
l <sub>cc</sub>	Current at V <sub>CC</sub> = 2.75 V	f <sub>DCLK</sub> = 80 MHz		59.90	mA
I <sub>OFFSET</sub>	Current at V <sub>OFFSET</sub> = 8.75 V			2.93	mA
BIAS	Current at V <sub>BIAS</sub> = 16.5 V			2.30	mA
RESET	Current at V <sub>RESET</sub> = - 10.5 V			- 2.00	mA



## **6.6 Electrical Characteristics (continued)**

Over operating free-air temperature range (unless otherwise noted)(2)

	PARAMETER	TEST CONDITIONS(1)	MIN	TYP MAX	UNIT
POWER					
P <sub>REF</sub>	Power at V <sub>REF</sub> = 1.95 V	f <sub>DCLK</sub> = 80 MHz		5.46	mW
P <sub>CC</sub>	Power at V <sub>CC</sub> = 2.75 V	f <sub>DCLK</sub> = 80 MHz		164.73	mW
P <sub>OFFSET</sub>	Power at V <sub>OFFSET</sub> = 8.75 V			25.64	mW
P <sub>BIAS</sub>	Power at V <sub>BIAS</sub> = 16.5 V			37.95	mW
P <sub>RESET</sub>	Power at V <sub>RESET</sub> = - 10.5 V			21.00	mW
P <sub>TOTAL</sub>	Total power at nominal conditions	f <sub>DCLK</sub> = 80 MHz		254.77	mW
CAPACITAN	ICE				
C <sub>IN</sub>	Input pin capacitance	f = 1 MHz		20	pF
C <sub>A</sub>	Analog pin capacitance (TEMP_PLUS and TEMP_MINUS pins)	f = 1 MHz		65	pF
C <sub>o</sub>	Output pin capacitance	f = 1 MHz		20	pF

- (1) All voltage values are with respect to the ground pins (V<sub>SS</sub>).
- (2) Device electrical characteristics are over  $\mbox{\#}$  6.4 unless otherwise noted.
- (3) Specification is for LVCMOS input pins, which do not have pull up or pull down resistors. See 🕆 5.
- (4) Specification is for LVCMOS input pins which do have pull up resistors (JTAG: TDI, TMS). See 节 5.
- (5) Specification is for LVCMOS input pins which do have pull down resistors. See 节 5.
- (6) Specification is for LVCMOS JTAG output pin TDO.

Submit Document Feedback




# **6.7 Timing Requirements**

Over # 6.4 unless otherwise noted.

	6.4 unless otherwise noted.	MIN	NOM MAX	UNIT
DMD M	IRROR AND SRAM CONTROL LOGIC SIGNALS			
t <sub>SU</sub>	Setup time SAC_BUS low before SAC_CLK †	1.0		ns
t <sub>H</sub>	Hold time SAC_BUS low after SAC_CLK ↑	1.0		ns
t <sub>SU</sub>	Setup time DAD_BUS high before SAC_CLK †	1.0		ns
t <sub>H</sub>	Hold time DAD_BUS after SAC_CLK †	1.0		ns
t <sub>C</sub>	Cycle time SAC_CLK	12.5	16.67	ns
t <sub>W</sub>	Pulse width 50% to 50% reference points: SAC_CLK high or low	5.0		ns
t <sub>R</sub>	Rise time 20% to 80% reference points: SAC_CLK		2.5	ns
t <sub>F</sub>	Fall time 80% to 20% reference points: SAC_CLK		2.5	ns
DMD D	ATA PATH AND LOGIC CONTROL SIGNALS			
t <sub>SU</sub>	Setup time DATA(14:0) before DCLK ↑ or DCLK ↓	1.0		ns
t <sub>H</sub>	Hold time DATA(14:0) after DCLK ↑ or DCLK ↓	1.0		ns
t <sub>SU</sub>	Setup time SCTRL before DCLK ↑ or DCLK ↓	1.0		ns
t <sub>H</sub>	Hold time SCTRL after DCLK ↑ or DCLK ↓	1.0		ns
t <sub>SU</sub>	Setup time TRC before DCLK ↑ or DCLK ↓	1.0		ns
t <sub>H</sub>	Hold time TRC after DCLK ↑ or DCLK ↓	1.0		ns
t <sub>SU</sub>	Setup time LOADB low before DCLK †	1.0		ns
t <sub>H</sub>	Hold time LOADB low after DCLK ↓	1.0		ns
t <sub>SU</sub>	Setup time RESET_STROBE high before DCLK ↑	1.0		ns
t <sub>H</sub>	Hold time RESET_STROBE after DCLK ↑	3.5		ns
t <sub>C</sub>	Cycle time DCLK	12.5	16.67	ns
t <sub>W</sub>	Pulse width 50% to 50% reference points: DCLK high or low	5.0		ns
t <sub>W</sub> (L)	Pulse width 50% to 50% reference points: LOADB low	7.0		ns
t <sub>W</sub> (H)	Pulse width 50% to 50% reference points: RESET_STROBE high	7.0		ns
t <sub>R</sub>	Rise time 20% to 80% reference points: DCLK, DATA, SCTRL, TRC, LOADB		2.5	ns
t <sub>F</sub>	Fall time 80% to 20% reference points: DCLK, DATA, SCTRL, TRC, LOADB		2.5	ns
JTAG E	SOUNDARY SCAN CONTROL LOGIC SIGNALS			
f <sub>TCK</sub>	Clock frequency TCK		10	MHz
t <sub>C</sub>	Cycle time TCK	100		ns
t <sub>W</sub>	Pulse width 50% to 50% reference points: TCK high or low	10		ns
t <sub>SU</sub>	Setup time TDI valid before TCK †	5		ns
t <sub>H</sub>	Hold time TDI valid after TCK †	25		ns
t <sub>SU</sub>	Setup time TMS valid before TCK †	5		ns
t <sub>H</sub>	Hold time TMS valid after TCK †	25		ns
t <sub>R</sub>	Rise time 20% to 80% reference points: TCK, TDI, TMS		2.5	ns
t <sub>R</sub>	Fall time 80% to 20% reference points: TCK, TDI, TMS		2.5	ns








图 6-2. DMD Mirror and SRAM Control Logic Timing Requirements







图 6-3. DMD Data Path and Control Logic Timing Requirements








图 6-4. JTAG Boundary Scan Control Logic Timing Requirements



## **6.8 Switching Characteristics**

Over operating free-air temperature range (unless otherwise noted).(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Output propagation, clock to Q (see 图 6-4)	C <sub>L</sub> = 11 pF, from (Input) falling edge of TCK to (Output) TDO, see 图 6-4	3		25	ns

(1) Device electrical characteristics are over Recommended Operating Characteristics unless otherwise noted.




图 6-5. Test Load Circuit for Output Propagation Measurement

# **6.9 System Mounting Interface Loads**

PARAMETER	MIN	NOM	MAX	UNIT
Uniformly distributed within the Thermal Interface Area shown in   ☐ 6-6			70	N
Uniformly distributed within the Electrical Interface Area shown in   ☐ 6-6		-	100	N





图 6-6. System Interface Loads



## **6.10 Physical Characteristics of the Micromirror Array**

PARAMETE	VALUE	UNIT	
N Number of active columns	See 图 6-7	684	micromirrors
M Number of active rows	See 图 6-7	608	micromirrors
ε Micromirror (pixel) pitch - diagonal	See № 6-8	7.6	μm
P Micromirror (pixel) pitch - horizontal and vertical	See № 6-8	10.8	μm
Micromirror active array width	P×M+P/2; see 图 6-7	6.5718	mm
Micromirror active array height	(P×N)/2+P/2; see 图 6-7	3.699	mm
Micromirror active border	Pond of micromirror (POM) <sup>(1)</sup>	10	micromirrors/side

(1) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.






图 6-7. Micromirror Array Physical Characteristics






图 6-8. Mirror (Pixel) Pitch



## **6.11 Micromirror Array Optical Characteristics**

#### 表 6-1. Optical Parameters

PARAMETER	MIN	NOM	MAX	UNIT
Micromirror tilt angle, landed (on-state or off-state) <sup>(1)</sup>		12		٥
Micromirror tilt angle tolerance <sup>(1)</sup>	- 1		1	٥
DMD efficiency, 420 nm - 680 nm <sup>(2)</sup>		66%		

- (1) For some applications, it is critical to account for the micromirror tilt angle variation in the overall optical system design. With some optical system designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some optical system designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.
- (2) DMD efficiency is measured photopically under the following conditions: 24° illumination angle, F/2.4 illumination and collection apertures, uniform source spectrum (halogen), uniform pupil illumination, the optical system is telecentric at the DMD, and the efficiency numbers are measured with 100% electronic mirror duty cycle and do not include system optical efficiency or overfill loss. Note that this number is measured under conditions described above and deviations from these specified conditions could result in a different efficiency value in a different optical system. The factors that can influence the DMD efficiency related to system application include: light source spectral distribution and diffraction efficiency at those wavelengths (especially with discrete light sources such as LEDs or lasers), and illumination and collection apertures (F/#) and diffraction efficiency. The interaction of these system factors as well as the DMD efficiency factors that are not system dependent are described in detail in DMD Optical Efficiency for Visible Wavelengths.

Product Folder Links: DLP3020-Q1



#### **6.12 Window Characteristics**

PARA	MIN	NOM	MAX	UNIT	
Window material designation	Corr	ning Eagle XG			
Window refractive index at wavelength 546.1 nm			1.5119		
Window aperture <sup>(1)</sup>			See (1)		

<sup>(1)</sup> See the package mechanical ICD for details regarding the size and location of the window aperture.

## **6.13 Chipset Component Usage Specification**

The DLP3020-Q1 DMD is a component of a DLP® chipset including a DLP products controller. Reliable function and operation of the DMD requires that it be used in conjunction with a DLP products controller.

备注

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously




## 7 Detailed Description

## 7.1 Overview

The DLP3020-Q1 DMD has a resolution of  $608 \times 684$  mirrors configured in a diamond format that results in an aspect ratio of 16:9 which creates an effective resolution of  $864 \times 480$  square pixels. By configuring the pixels in a diamond format, the illumination input to the DMD enters from the side allowing for smaller mechanical packaging of the optical system.

## 7.2 Functional Block Diagram



Submit Document Feedback

### 7.3 Feature Description

To ensure reliable operation, the DLP3020-Q1 DMD must be used with a DLP products controller.

### 7.3.1 Micromirror Array

The DLP3020-Q1 DMD consists of a two-dimensional array of 1-bit CMOS memory cells that determine the state of the each of the 608  $\times$  684 micromirrors in the array. Refer to  $\ddagger$  6.10 for a calculation of how the 608  $\times$  684 micromirror array represents a 16:9 dimensional aspect ratio to the user. Each micromirror is either "ON" (tilted +12°) or "OFF" (tilted -12°). Combined with appropriate projection optical system the DMD can be used to create sharp, colorful, and vivid digital images.

#### 7.3.2 Double Data Rate (DDR) Interface

Each DMD micromirror and its associated SRAM memory cell is loaded with data from the DLP controller via the DDR interface (DATA(14:0), DCLK, LOADB, SCRTL, and TRC). These signals are low voltage CMOS nominally operating at 1.8-V level to reduce power and switching noise. This high speed data input to the DMD allows for a maximum update rate of the entire micromirror array to be nearly 5 kHz, enabling the creation of seamless digital images using Pulse Width Modulation (PWM).

#### 7.3.3 Micromirror Switching Control

Once data is loaded onto the DMD, the mirrors switch position (+12° or -12°) based on the timing signal sent to the DMD Mirror and SRAM control logic. The DMD mirrors will be switched from OFF to ON or ON to OFF, or stay in the same position based on control signals DAD\_BUS, RESET\_STROBE, SAC\_BUS, and SAC\_CLK, which are coordinated with the data loading by the DLP controller. In general, the DLP controller loads the DMD SRAM memory cells over the DDR interface, and then commands to the micromirrors to switch position.

At power down, the DMD Mirrors are commanded by the DLP controller to move to a near flat  $(0^{\circ})$  position as shown in  $\dagger 9$ . The flat state position of the DMD mirrors are referred to as the "Parked" state. To maintain long-term DMD reliability, the DMD must be properly "Parked" prior to every power down of the DMD power supplies.

#### 7.3.4 DMD Voltage Supplies

The micromirrors switching requires unique voltage levels to control the mechanical switching. These voltages levels are nominally 16 V, 8.5 V, and  $^-$  10 V (V<sub>BIAS</sub>, V<sub>OFFSET</sub>, and V<sub>RESET</sub>). The specification values for V<sub>BIAS</sub>, V<sub>OFFSET</sub>, and V<sub>RESET</sub> are shown in  $^{\ddagger}$  6.4.

#### 7.3.5 Logic Reset

Reset of the DMD is required and controlled by the DLP products controller.

## 7.3.6 Temperature Sensing Diode

The DMD includes a temperature sensing diode designed to be used with the TMP411-Q1 temperature monitoring device. The DLP products controller may monitor the DMD array temperature via the TMP411-Q1 and temperature sense diode.

₹ 7-1 shows the typical connection between the DLP products controller, TMP411-Q1, and the DLP3020-Q1 DMD. The signals to the temperature sense diode are sensitive to system noise, and care should be taken in the routing and implementation of this circuit. See the *TMP411-Q1 data sheet* for detailed PCB layout recommendations.






图 7-1. Temperature Sense Diode Typical Circuit Configuration

It is recommended that the host controller manage parking of the DMD based on the allowable temperature specifications and temperature measurements.

#### 7.3.6.1 Temperature Sense Diode Theory

A temperature sensing diode is based on the fundamental current and temperature characteristics of a transistor. The diode is formed by connecting the transistor base to the collector. Two different known currents flow through the diode and the resulting diode voltage is measured in each case. The difference in the base-emitter voltages is proportional to the absolute temperature of the transistor.

Refer to the *TMP411-Q1 data sheet* for detailed information about temperature diode theory and measurement. 

8 7-2 and 7-3 illustrate the relationship between the current and voltage through the diode.




图 7-2. Temperature Measurement Theory




图 7-3. Example of Delta VBE vs Temperature

Product Folder Links: DLP3020-Q1

omit Document Feedback



#### 7.3.7 DMD JTAG Interface

The DMD uses 4 standard JTAG signals for sending and receiving boundary scan test data. TCK is the test clock used to drive an IEEE 1149.1 TAP state machine and logic. TMS directs the next state of the TAP state machine. TDI is the scan data input and TDO is the scan data output.

The DMD does not support IEEE 1149.1 signals TRST (Test Logic Reset) and RTCK (Returned Test Clock). Boundary scan cells on the DMD are Observe-Only. To initiate the JTAG boundary scan operation on the DMD, a minimum of 6 TCK clock cycles are required after TMS is set to logic high.

Refer to **3** 7-4 for a JTAG system board routing example.




图 7-4. System Interface Connection to DLP Products Controller

The DMD Device ID can be read via the JTAG interface. The ID and 32-bit shift order is shown in 🗵 7-5.




图 7-5. DMD Device ID and 32-bit Shift Order




图 7-6. JTAG Boundary Scan Path

Refer to 🛚 7-7 for a functional block diagram of the JTAG control logic.






图 7-7. JTAG Functional Block Diagram

Submit Document Feedback



## 7.4 System Optical Considerations

Optimizing system optical performance and image performance strongly relates to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

#### 7.4.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block flat-state and stray light from passing through the projection lens. The mirror tilt angle defines DMD capability to separate the "On" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, contrast ratio can be reduced and objectionable artifacts in the image border and/or active area could occur.

#### 7.4.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within two degrees of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the image border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

#### 7.4.3 Illumination Overfill and Alignment

Overfill light illuminating the area outside the active array can create artifacts from the mechanical features and other surfaces that surround the active array. These artifacts may be visible in the projected image. The illumination optical system should be designed to minimize light flux incident outside the active array and on the window aperture. Depending on the particular system's optical architecture and assembly tolerances, this amount of overfill light on the area outside of the active array may still cause artifacts to be visible. Illumination light and overfill can also induce undesirable thermal conditions on the DMD, especially if illumination light impinges directly on the DMD window aperture or near the edge of the DMD window. Refer to † 6.4 for a specification on this maximum allowable heat load due to illumination overfill.



## 7.5 DMD Image Performance Specification

PARAMETER (1)	MIN	NOM	MAX	UNIT
Bright Pixels - Viewed on a linear gray 10 screen			0	micromirrors
Dark Pixels - Viewed on a white screen			4	micromirrors
Optical performance	See Sy	stem Optical Consid	derations	

(1) Any artifact that is not specifically called out in this table is acceptable. Viewing distance must be > 60 in. Screen size should be similar to application image size. All values referenced are in linear gamma. Non-linear gamma curves may be running by default, and it should be ensured with a TI applications engineer that the equivalent linear gamma value as specified is used to judge artifacts.

## 7.6 Micromirror Array Temperature Calculation

Active array temperature can be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load.

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$
 (1)

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$
 (2)

#### where

- T<sub>ARRAY</sub> = computed DMD array temperature (°C)
- T<sub>CERAMIC</sub> = measured ceramic temperature (TP1 location in 图 7-8) (°C)
- R<sub>ARRAY-TO-CERAMIC</sub> = DMD package thermal resistance from array to TP1 (°C/watt) (see 节 6.5)
- Q<sub>ARRAY</sub> = total power, electrical plus absorbed, on the DMD array (watts)
- Q<sub>ELECTRICAL</sub> = nominal electrical power dissipation by the DMD (watts)
- $Q_{ILLUMINATION} = (C_{L2W} \times S_L)$
- C<sub>L2W</sub> = conversion constant for screen lumens to power on the DMD (watts/lumen)
- S<sub>I</sub> = measured screen lumens (lm)

Electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies.

Absorbed power from the illumination source is variable and depends on the operating state of the mirrors and the intensity of the light source.

Equations shown previous are valid for a 1-Chip DMD system with total projection efficiency from DMD to the screen of 87%.

The constant  $C_{L2W}$  is based on the DMD array characteristics. It assumes a spectral efficiency of 300 lumens/watt for the projected light and illumination distribution of 83.7% on the active array, and 16.3% on the array border.

Sample calculation:

- $S_L = 50 \text{ Im}$
- $C_{1.2W} = 0.00293 \text{ W/lm}$
- Q<sub>ELECTRICAL</sub> = 0.162 W
- R<sub>ARRAY-TO-CERAMIC</sub> = 7.0°C/W
- T<sub>CERAMIC</sub> = 55°C

$$Q_{ARRAY} = 0.162 \text{ W} + (0.00293 \times 50 \text{ lm}) = 0.309 \text{ W}$$
 (3)

$$T_{ARRAY} = 55^{\circ}C + (0.309 \text{ W} \times 7.0^{\circ}C/\text{W}) = 57.2^{\circ}C$$
 (4)






图 7-8. Thermocouple Location

## 7.7 Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, assuming a fully-saturated white pixel, a landed duty cycle of 90/10 indicates that the referenced pixel is in the ON state 90% of the time (and in the OFF state 10% of the time), whereas 10/90 would indicate that the pixel is in the OFF state 90% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.



## 8 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The DLP3020-Q1 DMD was designed to be used in automotive applications such as head-up display (HUD).

The information shown in this section describes the HUD application based on the TI reference design. Contact TI application engineer for information on this design.

### 8.2 Typical Application

The DLP3020-Q1 DMD combined with the DLPC120-Q1 are the primary devices that make up the reference design for a HUD system as shown in the block diagram 

8 8-1.




图 8-1. HUD Reference Design Block Diagram

The DLPC120-Q1 accepts input video over the parallel RGB data interface up to 8 bits per color from a video graphics processor. The DLPC120-Q1 then processes the video data (864 × 480 manhattan orientation) by scaling the image to match the DMD resolution (608 × 684 diamond pixel), applies de-gamma correction, bezel adjustment, and then formats the data into DMD bit plane information and stores the data into the DDR2 DRAM.

The DMD bit planes are read from DDR2 DRAM, and are then displayed on the DMD using pulse width modulation (PWM) timing. The DLPC120-Q1 synchronizes the DMD bit plane data with the RGB enable timing for the LED color controller and Driver circuit. Finally, the DMD accepts the bit plane formatted data from the DLPC120-Q1 and displays the data according to the timing controlled by the DLPC120-Q1.

Due to the mechanical nature of the micromirrors, the latency of the DLP3020-Q1 and DLPC120-Q1 chipset is fixed across all temperature and operating conditions. The observed video latency is one frame, or 16.67 ms at

Submit Document Feedback



an input frame rate of 60 Hz. However, please note that the use of the DLPC120-Q1 bezel adjustment feature, if enabled by the host controller, requires an additional frame of processing.

The DLPC120-Q1 is configured at power up by data stored in the flash file which stores configuration data, DMD and sequence timing information, LED drive information, and other information related to the system functions.

See the DLPC120-Q1 programmer's guide for information about the this flash configuration data.

The HUD reference design from TI includes the TMS320F28023 microcontroller (Piccolo) which is used to control the color point by adjusting the RGB flux levels, and drives each RGB LED. This circuit also manages the dimming function for the HUD system. The dimming level of a HUD system requires very large dynamic range of over 5000:1. For example, on a bright day, the HUD system may require a brightness level as high as 15,000 cd/m² and conversely at night time the minimum brightness level desired may only be 3 cd/m².

### 8.3 Application Mission Profile Consideration

Each application is anticipated to have different mission profiles, or number of operating hours at different temperatures. To assist in evaluation, the automotive DMD reliability lifetime estimates Application Report may be provided. See the TI Application team for more information.



## 9 Power Supply Recommendations

## 9.1 Power Supply Sequencing Requirements

V<sub>BIAS</sub>, V<sub>CC</sub>, V<sub>OFFSET</sub>, V<sub>REF</sub>, V<sub>RESET</sub>, V<sub>SS</sub> are required to operate the DMD.

#### **CAUTION**

- For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power up and power down procedures may affect device reliability.
- The V<sub>CC</sub>, V<sub>REF</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub> power supplies have to be coordinated during power up and power down operations. Failure to meet any of the following requirements will result in a significant reduction in the DMD's reliability and lifetime. Refer to 

  9-1. V<sub>SS</sub> must also be connected.

#### **DMD Power Supply Power Up Procedure:**

- During power up, V<sub>CC</sub> and V<sub>REF</sub> must always start and settle before V<sub>OFFSET</sub>, V<sub>BIAS</sub> and V<sub>RESET</sub> voltages are applied to the DMD.
- During power up, V<sub>BIAS</sub> does not have to start after V<sub>OFFSET</sub>. However, it is a strict requirement that the delta between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within ±8.75 V (refer to Note 1 for 


  ¶ 9-1).
- During power up, the DMD's LVCMOS input pins shall not be driven high until after  $V_{CC}$  and  $V_{REF}$  have settled at operating voltage.
- During power up, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>OFFSET</sub> and V<sub>BIAS</sub>.
- Power supply slew rates during power up are flexible, provided that the transient voltage levels follow the requirements listed previously in 节 6.4 and in 图 9-1.

#### **DMD Power Supply Power Down Procedure**

- V<sub>CC</sub> and V<sub>REF</sub> must be supplied until after V<sub>BIAS</sub>, V<sub>RESET</sub>, and V<sub>OFFSET</sub> are discharged to within 4 V of ground.
- During power down, the DMD's LVCMOS input pins must be less than  $V_{REF}$  + 0.3 V.
- During power down, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>OFFSET</sub> and V<sub>BIAS</sub>.
- Power supply slew rates during power down are flexible, provided that the transient voltage levels follow the requirements listed previously in 节 6.4 and in 图 9-1.

Submit Document Feedback

## 9.1.1 Power Up and Power Down



Note 1:  $\pm 8.75$ -V delta,  $\Delta$ V, shall be considered the max operating delta between  $V_{BIAS}$  and  $V_{OFFSET}$ . Customers may find that the most reliable way to ensure this is to power  $V_{OFFSET}$  prior to  $V_{BIAS}$  during power up and to remove  $V_{BIAS}$  prior to  $V_{OFFSET}$  during power down.

图 9-1. Power Supply Sequencing Requirements (Power Up and Power Down)



## 10 Layout

## 10.1 Layout Guidelines

For specific DMD PCB guidelines, use the following:

- $V_{CC}$  should have at least 1 × 2.2- $\mu$ F and 4 × 0.1- $\mu$ F capacitors evenly distributed among the  $V_{CC}$  pins.
- A 0.1-μF, X7R rated capacitor should be placed near every pin for the V<sub>REF</sub>, V<sub>BIAS</sub>, V<sub>RSET</sub>, and V<sub>OFF</sub>.

## 10.2 Temperature Diode Pins

The DMD has an internal diode (PN junction) that is intended to be used with an external TI TMP411-Q1 temperature sensing IC. PCB traces from the DMD's temperature diode pins to the TMP411-Q1 are sensitive to noise. See the *TMP411-Q1 data sheet* for specific routing recommendations.

Avoid routing the temperature diodes signals near other traces to reduce coupling of noise onto these signals.

Submit Document Feedback



## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Device Nomenclature




图 11-1. Part Number Description

### 11.1.2 Device Markings

The device marking is shown in 🖺 11-2. The marking will include both human-readable information and a 2-dimensional matrix code.

The human-readable information is described in 🖺 11-2. The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number and lot trace code.




图 11-2. DMD Marking



## 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- DLPC120-Q1 product folder for the DLPC120-Q1 data sheet and other documentation
- Texas instruments, TMS320F2802x Microcontrollers (Piccolo™) data sheet
- Texas Instruments, TMP411-Q1 ±1°C Remote and Local Temperature Sensor With N-Factor and Series Resistance Correction data sheet
- Texas Instruments, DMD Optical Efficiency for Visible Wavelengths application report

### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Device Handling

The DMD is an optical device so precautions should be taken to avoid damaging the glass window. Please see the DMD Handling application note for instructions on how to properly handle the DMD.

### 11.8 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DI P3020-Q1

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	` ,	.,				(4)	(5)		. ,
DLP3020AFQRQ1	Active	Production	CLGA (FQR)   54	126   JEDEC TRAY (5+1)	Yes	Call TI	N/A for Pkg Type	-40 to 105	
DLP3020AFQRQ1.A	Active	Production	CLGA (FQR)   54	126   JEDEC TRAY (5+1)	Yes	Call TI	N/A for Pkg Type	-40 to 105	
DLP3020AFQRQ1.B	Active	Production	CLGA (FQR)   54	126   JEDEC TRAY (5+1)	-	Call TI	Call TI	-40 to 105	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.


<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.







## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月