



# Quad, Serial Input 14-Bit Multiplying Digital-to-Analog Converter

## **FEATURES**

- **Relative Accuracy: 1 LSB Max**
- **Differential Nonlinearity: 1 LSB Max**
- 2-mA Full-Scale Current with  $V_{REF} = \pm 10 V$
- 0.5-µs Settling Time
- **Midscale or Zero-Scale Reset**
- Four Separate 4Q Multiplying Reference Inputs
- **Reference Bandwidth: 10 MHz**
- Reference Dynamics: -105 dB THD
- SPI<sup>™</sup>-Compatible 3-Wire Interface: 50-MHz
- **Double Buffered Registers Enable**
- Simultaneous Multichannel Update
- **Internal Power-On Reset**
- **Compact SSOP-28 Package**
- Industry-Standard Pin Configuration

# APPLICATIONS

- **Automatic Test Equipment**
- Instrumentation
- **Digitally-Controlled Calibration**


# DESCRIPTION

The DAC8803 is a quad, 14-bit, current-output digital-to-analog converter (DAC) designed to operate from a single +2.7-V to 5-V supply.

The applied external reference input voltage V<sub>RFF</sub> determines the full-scale output current. An internal feedback resistor (R<sub>FR</sub>) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier.

A doubled buffered serial data interface offers high-speed. 3-wire. SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip select ( $\overline{CS}$ ). In addition, a serial data out pin (SDO) allows for daisy chaining when multiple packages used. are Α common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn on. An MSB pin allows system reset assertion ( $\overline{RS}$ ) to force all registers to zero code when MSB = 0, or to half-scale code when MSB = 1.

The DAC8803 is packaged in an SSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola, Inc.

All trademarks are the property of their respective owners.

Æλ

# DAC8803



#### SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE- LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER	TRANSPORT MEDIA QUANTITY
DAC8803	. 1	. 1	-40°C to +85°C	SSOP-28	DB	DAC8803IDBT	Tape and Reel, 250
DAC6603	±1	±1	-40 0 10 +85 0	330P-28	UB	DAC8803IDBR	Tape and Reel, 2500

(1) For the most current specifications and package information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com

#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

		DAC8803	UNIT
V <sub>DD</sub> to GND		-0.3 to +8	V
V <sub>REF</sub> to GND		-18 to +18	V
Logic inputs and output to GNE	)	-0.3 to +8	V
V(I <sub>OUT</sub> ) to GND		-0.3 to V <sub>DD</sub> + 0.3	V
A <sub>GND</sub> X to DGND		-0.3 to +0.3	V
Input current to any pin except	supplies	±50	mA
Package power dissipation		(T <sub>J</sub> max - T <sub>A</sub> )/θ <sub>JA</sub>	W
Thermal resistance, $\theta_{JA}$	28-Lead shrink surface-mount (RS-28)	100	°C/W
Maximum junction temperature	(T <sub>J</sub> max)	150	°C
Operating temperature range, I	Model A	-40 to +85	°C
Storage temperature range		-65 to +150	°C

(1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = +2.7 V to +5.5 V;  $I_{OUT}X$  = Virtual GND,  $A_{GND}X$  = 0 V,  $V_{REF}A$ , B, C, D = 10 V,  $T_A$  = full operating temperature range, unless otherwise noted.

			D	AC8803			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
STATIC PERFORMANCE <sup>(1)</sup>							
Resolution					14	Bits	
Relative accuracy					±1	LSB	
Differential nonlinearity	DNL				±1	LSB	
Output leakage current	I <sub>OUT</sub> X	Data = 0000h, $T_A = 25^{\circ}C$			10	nA	
	I <sub>OUT</sub> X	Data = 0000h, $T_A = T_A \max$			20	nA	
Full-scale gain error	G <sub>FSE</sub>	Data = 3FFFh		±0.75	±3	mV	
Full-scale tempco <sup>(2)</sup>	TCV <sub>FS</sub>			1		ppm/°C	
Feedback resistor	R <sub>FB</sub> X	$V_{DD} = 5 V$				kΩ	
REFERENCE INPUT							
V <sub>REF</sub> X Range	V <sub>REF</sub> X		-15		15	V	
Input resistance	R <sub>REF</sub> X		4	5	6	kΩ	
Input resistance match	R <sub>REF</sub> X	Channel-to-channel		1		%	
Input capacitance <sup>(2)</sup>	C <sub>REF</sub> X			5		pF	
ANALOG OUTPUT							
Output current	I <sub>OUT</sub> X	Data = 3FFFh	1.6		2.5	mA	
Output capacitance <sup>(2)</sup>	C <sub>OUT</sub> X	Code-dependent		50		pF	
LOGIC INPUTS AND OUTPU	JT						
Input low voltage	V <sub>IL</sub>	$V_{DD} = +2.7 V$			0.6	V	
	V <sub>IL</sub>	$V_{DD} = +5 V$			0.8	V	
Input high voltage	V <sub>IH</sub>	$V_{DD} = +2.7 V$	2.1			V	
	V <sub>IH</sub>	$V_{DD} = +5 V$	2.4			V	
Input leakage current	l <sub>IL</sub>				1	μA	
Input capacitance <sup>(2)</sup>	C <sub>IL</sub>				10	pF	
Logic output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA			0.4	V	
Logic output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = 100 μA	4			V	
INTERFACE TIMING <sup>(2)</sup> , <sup>(3)</sup>							
Clock width high	t <sub>СН</sub>		25			ns	
Clock width low	t <sub>CL</sub>		25			ns	
CS to Clock setup	t <sub>css</sub>		0			ns	
Clock to $\overline{CS}$ hold	t <sub>CSH</sub>		25			ns	
Clock to SDO prop delay	t <sub>PD</sub>		2		20	ns	
Load DAC pulsewidth	t <sub>LDAC</sub>		25			ns	
Data setup	t <sub>DS</sub>		20			ns	
Data hold	t <sub>DH</sub>		20			ns	
Load setup	t <sub>LDS</sub>		5			ns	
Load hold	t <sub>LDH</sub>		25			ns	

All static performance tests (except I<sub>OUT</sub>) are performed in a closed-loop system using an external precision OPA277 I-to-V converter amplifier. The DAC8803 R<sub>FB</sub> terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C.
 These parameters are specified by design and not subject to production testing.
 All input control signals are specified with t<sub>R</sub> = t<sub>F</sub> = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006



## **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{DD}$  = +2.7 V to +5.5 V;  $I_{OUT}X$  = Virtual GND,  $A_{GND}X$  = 0 V,  $V_{REF}A$ , B, C, D = 10 V,  $T_A$  = full operating temperature range, unless otherwise noted.


			D	AC8803		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CHARACTERISTICS	5					
Power supply range	V <sub>DD RANGE</sub>		2.7		5.5	V
Positive supply current	I <sub>DD</sub>	Logic inputs = 0 V, V <sub>DD</sub> = +4.5 V to +5.5 V		2	5	μA
	I <sub>DD</sub>	$I_{DD}$ $V_{DD} = +2.7 \text{ V to } +3.6 \text{ V}$		1	2.5	μA
Power dissipation	P <sub>DISS</sub>	Logic inputs = 0 V			0.025	mW
Power supply sensitivity	P <sub>SS</sub>	$\Delta V_{DD} = \pm 5\%$			0.006	%
AC CHARACTERISTICS <sup>(4)</sup>						
Output voltage settling time	t <sub>s</sub>	To $\pm 0.1\%$ of full-scale, Data = 0000h to 3FFFh to 0000h		0.3		μs
	ts	To $\pm 0.006\%$ of full-scale, Data = 0000h to 3FFFh to 0000h		0.5		μs
Reference multiplying BW	BW -3 dB	$V_{REF}X = 100 \text{ mV}_{RMS}$ , Data = 3FFFh, $C_{FB} = 3 \text{ pF}$		10		MHz
DAC glitch impulse	Q	$V_{REF}X = 10 V$ , Data = 1FFFh to 2000h to 1FFFh		1		nV/s
Feedthrough error	V <sub>OUT</sub> X/V <sub>REF</sub> X	Data = 0000h, V <sub>REF</sub> X = 100 mV <sub>RMS</sub> , f = 100 kHz		-70		dB
Crosstalk error	V <sub>OUT</sub> A/V <sub>REF</sub> B	Data = 0000h, V <sub>REF</sub> B = 100 mV <sub>RMS</sub> , Adjacent channel, f = 100 kHz		-100		dB
Digital feedthrough	Q	$\overline{CS}$ = 1 and $f_{CLK}$ = 1 MHz		1		nV/s
Total harmonic distortion	THD	$V_{REF} = 5 V_{PP}$ , Data = 3FFFh, f = 1 kHz		-105		dB
Output spot noise voltage	e <sub>n</sub>	f = 1 kHz, BW = 1 Hz		12		nV/√ <del>Hz</del>

(4) All ac characteristic tests are performed in a closed-loop system using a THS4011 I-to-V converter amplifier.

#### SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006

#### **PIN CONFIGURATIONS**

DAC8803



Note (1): No internal connection

#### **PIN DESCRIPTION**

PIN	NAME	DESCRIPTION					
1, 14, 15, 28	A <sub>GND</sub> A, A <sub>GND</sub> B, A <sub>GND</sub> C, A <sub>GND</sub> D	DAC A, B, C, D Analog ground					
2, 13, 16, 27	I <sub>OUT</sub> A, I <sub>OUT</sub> B, I <sub>OUT</sub> C, I <sub>OUT</sub> D	DAC A, B, C, D Current output					
3, 12, 17, 26	V <sub>REF</sub> A, V <sub>REF</sub> B, V <sub>REF</sub> C, V <sub>REF</sub> D	DAC A, B, C, D Reference voltage input terminal. Establishes DAC A, B, C, D full-scale output voltage. Can be tied to $V_{\text{DD}}.$					
4, 11, 18, 25	R <sub>FB</sub> A, R <sub>FB</sub> B, R <sub>FB</sub> C, R <sub>FB</sub> D,	Establish voltage output for DAC A, B, C, D by connecting to external amplifier output.					
5	MSB	MSB Bit set during a reset pulse (RS) or at system power-on if tied to ground or $\mathrm{V}_{\mathrm{DD}}.$					
6	RS	Reset pin, active low. Input register and DAC registers are set to all zeros or half-scale code (2000h) determined by the voltage on the MSB pin. Register data = 2000h when MSB = 1.					
7	V <sub>DD</sub>	Positive power-supply input. Specified range of operation +2.7 V to +5.5 V.					
8	CS	Chip select; active low input. Disables shift register loading when high. Transfers shi register data to input register when CS/LDAC goes high. Does not affect LDAC operation.					
9	CLK	Clock input; positive edge triggered clocks data into shift register					
10	SDI	Serial data input; data loads directly into the shift register.					
19	NC	Not connected; leave floating					
20	SDO	Serial data output; input data load directly into shift register. Data appears at SDO, 17 clock pulses after input at the SDI pin.					
21	LDAC	Load DAC register strobe; level sensitive active low. Transfers all input register data to the DAC registers. Asynchronous active low input. See Table 1 for operation.					
22	A <sub>GND</sub> F	High current analog force ground.					
23	V <sub>SS</sub>	No internal connection.					
24	DGND	Digital ground.					



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +5$  V, unless otherwise noted.

### **Channel A**




Figure 1.




Figure 3.




Figure 5.

#### DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 2.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 4.






Figure 6.



## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +5$  V, unless otherwise noted.

#### **Channel B**




Figure 7.






Figure 9.





Figure 11.







DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 10.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 12.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +5$  V, unless otherwise noted.

#### **Channel C**




Figure 13.






Figure 15.




Figure 17.






Figure 14.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 16.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 18.



## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +5$  V, unless otherwise noted.

#### **Channel D**




Figure 19.






Figure 21.




Figure 23.






Figure 20.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 22.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 24.



#### SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006

## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +5$  V, unless otherwise noted.




Figure 29.

**REFERENCE MULTIPLYING BANDWIDTH** 

Figure 30.



## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7 V

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7$  V, unless otherwise noted.

#### **Channel A**




Figure 31.




Figure 33.




Figure 35.

#### DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 32.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 34.






Figure 36.



## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7 V (continued)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7$  V, unless otherwise noted.

#### **Channel B**




Figure 37.






Figure 39.




Figure 41.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 38.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 40.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 42.



## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7 V (continued)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7$  V, unless otherwise noted.

#### **Channel C**




Figure 43.






Figure 45.




Figure 47.






Figure 44.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 46.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 48.

# DAC8803

SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006

# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7 V (continued)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7$  V, unless otherwise noted.

#### Channel D





Figure 49.











Figure 53.



TEXAS STRUMENTS www.ti.com




Figure 50.

DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 52.







Figure 54.


LDAC


SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006

# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7 V (continued)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7$  V, unless otherwise noted.









### THEORY OF OPERATION

#### **CIRCUIT OPERATION**

The DAC8803 contains four, 14-bit, current-output, digital-to-analog converters (DACs) respectively. Each DAC has its own independent multiplying reference input. The DAC8803 uses a 3-wire SPI-compatible serial data interface, with a configurable asynchronous  $\overline{RS}$  pin for half-scale (MSB = 1) or zero-scale (MSB = 0) preset. In addition, an LDAC strobe enables four channel simultaneous updates for hardware synchronized output voltage changes.


#### D/A Converter


The DAC8803 contains four current-steering R-2R ladder DACs. Figure 58 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I-to-V converter amplifier. The  $R_{FB}X$  pin is connected to the output of the external amplifier. The  $I_{OUT}X$  terminal is connected to the inverting input of the external amplifier. The  $A_{GND}X$  pin should be Kelvin-connected to the load point in the circuit requiring the full 14-bit accuracy.

The DAC is designed to operate with both negative or positive reference voltages. The  $V_{DD}$  power pin is only used by the logic to drive the DAC switches on and off. Note that a matching switch is used in series with the internal 5 k $\Omega$  feedback resistor. If users are attempting to measure the value of R<sub>FB</sub>, power must be applied to V<sub>DD</sub> in order to achieve continuity. The DAC output voltage is determined by V<sub>REF</sub> and the digital data (D) according to Equation 1:

$$V_{OUT} = -V_{REF} \times \frac{D}{16384}$$
(1)

Note that the output polarity is opposite to the V<sub>REF</sub> polarity for dc reference voltages.





#### Figure 58. Typical Equivalent DAC Channel

The DAC is also designed to accommodate ac reference input signals. The DAC8803 accommodates input reference voltages in the range of -15 V to +15 V. The reference voltage inputs exhibit a constant nominal input resistance of 5 k $\Omega$ , ±20%. On the other hand, the DAC outputs I<sub>OUT</sub>A, B, C, D are code-dependent and produce various output resistances and capacitances.

The choice of external amplifier should take into account the variation in impedance generated by the DAC8803 on the amplifiers' inverting input node. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. For multiplying mode applications, an external feedback compensation capacitor  $(C_{FB})$  may be needed to provide a critically damped output response for step changes in reference input voltages.

#### TEXAS INSTRUMENTS www.ti.com

#### SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006

Figure 26 shows the gain versus frequency performance at various attenuation settings using a 3 pF external feedback capacitor connected across the  $I_{OUT}X$  and  $R_{FB}X$  terminals. In order to maintain good analog performance, power supply bypassing of 0.01 µF, in parallel with 1 µF, is recommended. Under these conditions, clean power supply with low ripple voltage capability should be used. Switching power supplies are usually not suitable for this application because of the higher ripple voltage and  $P_{SS}$  frequency-dependent characteristics. It is best to derive the DAC8803 5-V supply from the system analog supply voltages. (Do not use the digital 5-V supply.) See Figure 59.




Figure 59. Recommended Kelvin-Sensed Hookup






Figure 60. System Level Digital Interfacing

#### SERIAL DATA INTERFACE

The DAC8803 uses a 3-wire (CS, SDI, CLK) SPI-compatible serial data interface. Serial data of the DAC8803 is clocked into the serial input register in a 16-bit data-word format. MSB bits are loaded first. Table 2 defines the 16 data-word bits for the DAC8803.

Data is placed on the SDI pin, and clocked into the register on the positive clock edge of CLK subject to the data setup and data hold time requirements specified in the Interface Timing Specifications. Data can only be clocked in while the CS chip select pin is active low. For the DAC8803, only the last 16 bits clocked into the serial register are interrogated when the  $\overline{CS}$  pin returns to the logic high state.

Since most microcontrollers output serial data in 8-bit bytes, two right-justified data bytes can be written to the DAC8803. Keeping the CS line low between the first and second byte transfers results in a successful serial register update.

#### SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006

Once the data is properly aligned in the shift register, the positive edge of the  $\overline{CS}$  initiates the transfer of new data to the target DAC register, determined by the decoding of address bits A1and A0. For the DAC8803, Table 2 and Table 3 define the characteristics of the software serial interface. Figure 61 shows the equivalent logic interface for the key digital control pins for the DAC8803.




Figure 61. DAC8803 Equivalent Logic Interface

Two additional pins  $\overline{RS}$  and MSB provide hardware control over the preset function and DAC register loading. If these functions are not needed, the  $\overline{RS}$  pin can be tied to logic high. The asynchronous input  $\overline{RS}$  pin forces all input and DAC registers to either the zero-code state (MSB = 0), or the half-scale state (MSB = 1).

### POWER ON RESET

When the  $V_{DD}$  power supply is turned on, an internal reset strobe forces all the Input and DAC registers to the zero-code state or half-scale, depending on the MSB pin voltage. The  $V_{DD}$  power supply should have a smooth positive ramp without drooping in order to have consistent results, especially in the region of  $V_{DD}$  = 1.5 V to 2.3 V. The DAC register data stays at zero or half-scale setting until a valid serial register data load takes place.

#### **ESD Protection Circuits**

All logic-input pins contain back-biased ESD protection zener diodes connected to ground (DGND) and  $V_{DD}$  as shown in Figure 62.




Figure 62. Equivalent ESD Protection Circuits

#### SBAS340C-JANUARY 2005-REVISED FEBRUARY 2006



## PCB LAYOUT

The DAC8803 is a high-accuracy DAC that can have its performance compromised by grounding and printed circuit board (PCB) lead trace resistance. The 14-bit DAC8803 with a 10-V full-scale range has an LSB value of 610  $\mu$ V. The ladder and associated reference and analog ground currents for a given channel can be as high as 2 mA. With this 2 mA current level, a series wiring and connector resistance of only 305 m $\Omega$  will cause 1 LSB of voltage drop. The preferred PCB layout for the DAC8803 is to have all A<sub>GND</sub>X pins connected directly to an analog ground plane at the unit. The non-inverting input of each channel I/V converter should also either connect directly to the analog ground plane or have an individual sense trace back to the A<sub>GND</sub>X pin connection. The feedback resistor trace to the I/V converter should also be kept short and low resistance to prevent IR drops from contributing to gain error. This attention to wiring ensures the optimal performance of the DAC8803.

CS	CLK	LDAC	RS	MSB	SERIAL SHIFT REGISTER	INPUT REGISTER	DAC REGISTER		
Н	Х	Н	Н	Х	No effect	Latched	Latched		
L	L	Н	Н	Х	No effect	Latched	Latched		
L	↑+	Н	Н	Х	Shift register data advanced one bit	Latched	Latched		
L	Н	Н	Н	Х	No effect	Latched	Latched		
↑+	L	н	Н	х	No effect	Selected DAC updated with current SR contents	Latched		
Н	Х	L	Н	Х	No effect	Latched	Transparent		
Н	Х	Н	Н	Х	No effect	Latched	Latched		
Н	Х	↑+	Н	Х	No effect	Latched	Latched		
Н	х	Н	L	0	No effect	Latched data = 0000h	Latched data = 0000h		
Н	Х	н	L	Н	No effect	Latched data = 2000h	Latched data = 2000h		

#### Table 1. Control Logic Truth Table<sup>(1)</sup>

(1)  $\uparrow$  + Positive logic transition; **X** = Do not care

#### Table 2. Serial Input Register Data Format, Data Loaded MSB First<sup>(1)</sup>

Bit	B15 (MSB)	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0 (LSB)
Data	A1	A0	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

(1) Only the last 16 bits of data clocked into the serial register (address + data) are inspected when the CS line positive edge returns to logic high. At this point an internally generated load strobe transfers the serial register data contents (bits D13-D0) to the decoded DAC-input-register address determined by bits A1 and A0. Any extra bits clocked into the DAC8803 shift register are ignored; only the last 16 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.

A1	A0	DAC DECODE
0	0	DAC A
0	1	DAC B
1	0	DAC C
1	1	DAC D

#### Table 3. Address Decode


(2)

### **APPLICATION INFORMATION**

The DAC8803, a 2-quadrant multiplying DAC, can be used to generate a unipolar output. The polarity of the full-scale output  $I_{OUT}$  is the inverse of the input reference voltage at  $V_{REF}$ .

Some applications require full 4-quadrant multiplying capabilities or bipolar output swing, as shown in Figure 63. An additional external op amp A2 is added as a summing amp. In this circuit the first and second amps (A1 and A2) provide a gain of 2X that widens the output span to 20 V. A 4-quadrant multiplying circuit is implemented by using a 10-V offset of the reference voltage to bias A2. According to the following circuit transfer equation (Equation 2), input data (D) from code 0 to full scale produces output voltages of  $V_{OUT} = -10$  V to  $V_{OUT} = 10$  V.

$$V_{OUT} = \left(\frac{D}{8192} - 1\right) \times V_{REF}$$



Digital interface connections omitted for clarity.



#### **Cross-Reference**

The DAC8803 has an industry-standard pinout. Table 4 provides the cross-reference information.

PRODUCT	INL (LSB)	DNL (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE DESCRIPTION	PACKAGE OPTION	CROSS- REFERENCE PART	
DAC8803IDB	±1	±1	-40°C to +85°C	28-Lead MicroSOIC	SSOP-28	AD5554BRS	

#### Table 4. Cross-Reference



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DAC8803IDBR	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC8803
DAC8803IDBR.A	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC8803
DAC8803IDBRG4	Active	Production	SSOP (DB)   28	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC8803
DAC8803IDBT	Active	Production	SSOP (DB)   28	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC8803
DAC8803IDBT.A	Active	Production	SSOP (DB)   28	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC8803
DAC8803IDBTG4	Active	Production	SSOP (DB)   28	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC8803
DAC8803IDBTG4.A	Active	Production	SSOP (DB)   28	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC8803

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

14-Jul-2025




Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC8803IDBR	SSOP	DB	28	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC8803IDBR	SSOP	DB	28	2000	350.0	350.0	43.0


# **DB0028A**



# **PACKAGE OUTLINE**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0028A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0028A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated