



DAC101S101 and DAC101S101Q-1 10-Bit Micro Power, RRO Digital-to-Analog Converter

1 Features

- DAC101S101Q is AEC-Q100 Grade 1 Qualified and is Manufactured on an Automotive Grade Flow.
- Ensured Monotonicity
- Low Power Operation
- Rail-to-Rail Voltage Output
- Power-on Reset to Zero Volts Output
- Wide Temperature Range of -40°C to $+125^{\circ}\text{C}$
- Wide Power Supply Range of 2.7 V to 5.5 V
- Small Packages
- Power Down Feature
- Resolution 10 bits
- DNL $+0.15$, -0.05 LSB (typical)
- Output Settling Time 8 μs (typical)
- Zero Code Error 3.3 mV (typical)
- Full-Scale Error -0.06 %FS (typical)
- Power Consumption
 - Normal Mode, 0.63 mW (3.6 V) / 1.41 mW (5.5 V) typical
 - Power Down Mode, 0.14 μW (3.6 V) / 0.33 μW (5.5 V) typical

2 Applications

- Battery-Powered Instruments
- Digital Gain and Offset Adjustment
- Programmable Voltage & Current Sources
- Programmable Attenuators
- Automotive

3 Description

The DAC101S101 is a full-featured, general purpose 10-bit voltage-output digital-to-analog converter (DAC) that can operate from a single +2.7 V to 5.5 V supply and consumes just 175 μA of current at 3.6 Volts. The on-chip output amplifier allows rail-to-rail output swing and the three wire serial interface operates at clock rates up to 30 MHz over the specified supply voltage range and is compatible with standard SPI, QSPI, MICROWIRE and DSP interfaces. Competitive devices are limited to 20 MHz clock rates at supply voltages in the 2.7 V to 3.6 V range.

The supply voltage for the DAC101S101 serves as its voltage reference, providing the widest possible output dynamic range. A power-on reset circuit ensures that the DAC output powers up to zero volts and remains there until there is a valid write to the device. A power-down feature reduces power consumption to less than a microWatt.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC101S101	VSSOP (8)	3.00 mm x 3.00 mm
DAC101S101, DAC101S101-Q1	SOT-23 (6)	1.60 mm x 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Table of Contents

1 Features	1	8.4 Device Functional Modes.....	18
2 Applications	1	8.5 Programming	19
3 Description	1	9 Application and Implementation	21
4 Revision History	2	9.1 Application Information.....	21
5 Description (continued)	3	9.2 Typical Application	21
6 Pin Configuration and Functions	3	10 Power Supply Recommendations	23
7 Specifications	4	10.1 Using References as Power Supplies.....	23
7.1 Absolute Maximum Ratings	4	11 Layout	26
7.2 ESD Ratings DAC101S101	4	11.1 Layout Guidelines	26
7.3 ESD Ratings DAC101S101-Q1	4	11.2 Layout Example	26
7.4 Recommended Operating Conditions	5	12 Device and Documentation Support	27
7.5 Thermal Information	5	12.1 Device Support	27
7.6 Electrical Characteristics.....	6	12.2 Related Links	28
7.7 A.C. and Timing Requirements.....	9	12.3 Community Resources.....	28
7.8 Typical Characteristics.....	11	12.4 Trademarks	28
8 Detailed Description	17	12.5 Electrostatic Discharge Caution.....	28
8.1 Overview	17	12.6 Glossary	28
8.2 Functional Block Diagram	17	13 Mechanical, Packaging, and Orderable Information	28
8.3 Feature Description.....	17		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (March 2013) to Revision G	Page
• Added <i>Device Information</i> table, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.....	1
• Updated <i>Operating Conditions</i> table to a <i>Recommended Operating Conditions</i> table	5
• Updated <i>Layout, Grounding, and Bypassing</i> section to a <i>Layout Guidelines</i> section.....	26

Changes from Revision E (March 2013) to Revision F	Page
• Changed layout of National Data Sheet to TI format	26


5 Description (continued)

The low power consumption and small packages of the DAC101S101 make it an excellent choice for use in battery operated equipment.


The DAC101S101 is a direct replacement for the AD5310 and is one of a family of pin compatible DACs, including the 8-bit DAC081S101 and the 12-bit DAC121S101. The DAC101S101 operates over the extended industrial temperature range of -40°C to $+105^{\circ}\text{C}$ while the DAC101S101Q operates over the Grade 1 automotive temperature range of -40°C to $+125^{\circ}\text{C}$. The DAC101S101 is available in a 6-lead SOT and an 8-lead VSSOP and the DAC101S101Q is available in the 6-lead SOT only.

6 Pin Configuration and Functions

**DAC101S101 and DAC101S101-Q1 DDC Package
6-Pin (SOT-23)
Top View**



**DAC101S101 DGK Package
8-Pin (VSSOP)
Top View**



Pin Functions

NAME	PIN			I/O ⁽¹⁾	DESCRIPTION
	DAC101S101 SOT-23	DAC101S101-Q1 VSSOP	DAC101S101-Q1 SOT-23		
D _{IN}	4	7	4	I	Serial Data Input. Data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC.
GND	2	8	2	G	Ground reference for all on-chip circuitry.
NC	–	2,3	–	–	No Connect. There is no internal connection to these pins.
SCLK	5	6	5	I	Serial Clock Input. Data is clocked into the input shift register on the falling edges of this pin.
SYNC	6	5	6	I	Frame synchronization input for the data input. When this pin goes low, it enables the input shift register and data is transferred on the falling edges of SCLK. The DAC is updated on the 16th clock cycle unless SYNC is brought high before the 16th clock, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.
V _A	3	1	3	S	Power supply and Reference input. Should be decoupled to GND.
V _{OUT}	1	4	1	O	DAC Analog Output Voltage.

(1) G = Ground, I = Input, O = Output, S = Supply

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾⁽³⁾

	MIN	MAX	UNIT
Supply voltage, V_A		6.5	V
Voltage on any input pin	–0.3	$(V_A + 0.3)$	V
Input current at any pin ⁽⁴⁾		10	mA
Package input current ⁽⁴⁾		20	mA
Power consumption at $T_A = 25^\circ\text{C}$		See ⁽⁵⁾	
Storage temperature, T_{stg}	–65	150	$^\circ\text{C}$

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) All voltages are measured with respect to GND = 0V, unless otherwise specified
- (4) When the input voltage at any pin exceeds the power supplies (that is, less than GND, or greater than V_A), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
- (5) The absolute maximum junction temperature (T_{Jmax}) for this device is 150°C . The maximum allowable power dissipation is dictated by T_{Jmax} , the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula $P_{\text{DMAX}} = (T_{\text{Jmax}} - T_A) / \theta_{\text{JA}}$. The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

7.2 ESD Ratings DAC101S101

		VALUE	UNIT
$V_{\text{(ESD)}}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾⁽²⁾	± 2500	V
	Machine Model	± 250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) Human body model is 100 pF capacitor discharged through a 1.5 k Ω resistor. Machine model is 220 pF discharged through ZERO Ohms.

7.3 ESD Ratings DAC101S101-Q1


		VALUE	UNIT
$V_{\text{(ESD)}}$ Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	± 2500	V
	Machine Model	± 250	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.4 Recommended Operating Conditions^{(1) (2)}

		MIN	MAX	UNIT
Operating temperature	DAC101S101	$-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$		
	DAC101S101-Q1	$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$		
Supply voltage, V_A ⁽³⁾		2.7	5.5	V
Any input voltage ⁽⁴⁾		-0.1	$(V_A + 0.1)$	V
Output load		0	1500	pF
SCLK frequency		Up to 30 MHz		

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified
- (3) To ensure accuracy, it is required that V_A be well bypassed.
- (4) The analog inputs are protected as shown below. Input voltage magnitudes up to $V_A + 300$ mV or to 300 mV below GND will not damage this device. However, errors in the conversion result can occur if any input goes above V_A or below GND by more than 100 mV. For example, if V_A is $2.7V_{DC}$, ensure that $-100\text{mV} \leq \text{input voltages} \leq 2.8V_{DC}$ to ensure accurate conversions.



7.5 Thermal Information

THERMAL METRIC ⁽¹⁾		DAC101S101, DAC101S101-Q1	DAC101S101	UNIT
		DDC (SOT-23)	DGK (VSSOP)	
		6 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	250	240	$^{\circ}\text{C/W}$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	58.8	70.0	$^{\circ}\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	30.6	100.2	$^{\circ}\text{C/W}$
Ψ_{JT}	Junction-to-top characterization parameter	1.6	11.3	$^{\circ}\text{C/W}$
Ψ_{JB}	Junction-to-board characterization parameter	30.1	98.7	$^{\circ}\text{C/W}$
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	$^{\circ}\text{C/W}$

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

DAC101S101, DAC101S101-Q1

SNAS321G – JUNE 2005 – REVISED APRIL 2016

www.ti.com

7.6 Electrical Characteristics

The following specifications apply for $V_A = +2.7\text{ V}$ to $+5.5\text{ V}$, $R_L = 2\text{ k}\Omega$ to GND, $C_L = 200\text{ pF}$ to GND, $f_{\text{SCLK}} = 30\text{ MHz}$, input code range 12 to 1011, $T_A = 25^\circ\text{C}$, unless otherwise specified.

PARAMETER		TEST CONDITIONS		MIN ⁽¹⁾	TYP ⁽¹⁾	MAX ⁽¹⁾	UNIT
STATIC PERFORMANCE							
Resolution		DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C		10			Bits
Monotonicity		DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C		10			Bits
INL	Integral non-linearity	Over decimal codes 12 to 1011		±0.6			LSB
			DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	−2.8		2.8	
DNL	Differential non-linearity	V _A = 2.7 V to 5.5 V		−0.05/+0.15			LSB
			DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	−0.2		0.35	
ZE	Zero code error	I _{OUT} = 0		3.3			mV
			DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C			15	
FSE	Full-scale error	I _{OUT} = 0		−0.06			%FSR
			DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C			−1	
GE	Gain error	All ones Loaded to DAC register		−0.1			%FSR
			DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	−1		1	
ZCED	Zero code error drift			−20			μV/°C
TC GE	Gain error tempco	V _A = 3 V		−0.7			ppm/°C
		V _A = 5 V		−1			ppm/°C
OUTPUT CHARACTERISTICS							
Output voltage range		DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C ⁽²⁾		0		V _A	V
ZCO	Zero code output	V _A = 3 V, I _{OUT} = 10 μA		1.8			mV
		V _A = 3 V, I _{OUT} = 100 μA		5			mV
		V _A = 5 V, I _{OUT} = 10 μA		3.7			mV
		V _A = 5 V, I _{OUT} = 100 μA		5.4			mV
FSO	Full scale output	V _A = 3 V, I _{OUT} = 10 μA		2.997			V
		V _A = 3 V, I _{OUT} = 100 μA		2.99			V
		V _A = 5 V, I _{OUT} = 10 μA		4.995			V
		V _A = 5 V, I _{OUT} = 100 μA		4.992			V
	Maximum load capacitance	R _L = ∞		1500			pF
		R _L = 2 kΩ		1500			pF
DC output Impedance				1.3			Ω
I _{OS}	Output short circuit current	V _A = 5 V, V _{OUT} = 0 V, Input code = 3FFh		−63			mA
		V _A = 3 V, V _{OUT} = 0 V, Input code = 3FFh		−50			mA
		V _A = 5 V, V _{OUT} = 5 V, Input code = 000h		74			mA
		V _A = 3 V, V _{OUT} = 3 V, Input code = 000h		53			mA

(1) Typical figures are at $T_J = 25^\circ\text{C}$, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level).

(2) This parameter is ensured by design and/or characterization and is not tested in production.

Electrical Characteristics (continued)

The following specifications apply for $V_A = +2.7\text{ V}$ to $+5.5\text{ V}$, $R_L = 2\text{ k}\Omega$ to GND, $C_L = 200\text{ pF}$ to GND, $f_{\text{SCLK}} = 30\text{ MHz}$, input code range 12 to 1011, $T_A = 25^\circ\text{C}$, unless otherwise specified.

PARAMETER		TEST CONDITIONS		MIN ⁽¹⁾	TYP ⁽¹⁾	MAX ⁽¹⁾	UNIT
LOGIC INPUT							
I _{IN}	Input current ⁽²⁾	DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C		−1		1	μA
V _{IL}	Input low voltage ⁽²⁾	V _A = 5 V, DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C				0.8	V
		V _A = 3 V, DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C				0.5	V
V _{IH}	Input high voltage ⁽²⁾	V _A = 5 V, DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C		2.4			V
		V _A = 3 V, DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C		2.1			V
C _{IN}	Input capacitance ⁽²⁾	DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C				3	pF
POWER REQUIREMENTS							
I _A	Supply current (output unloaded)	Normal Mode f _{SCLK} = 30 MHz	V _A = 5.5 V		256		μA
				DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	332		
			V _A = 3.6 V		174		μA
				DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	226		
		Normal Mode f _{SCLK} = 20 MHz	V _A = 5.5 V		221		μA
				DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	297		
			V _A = 3.6 V		154		μA
				DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	207		
		Normal Mode f _{SCLK} = 0	V _A = 5.5 V		145		μA
			V _A = 3.6 V		113		
		All PD Modes, f _{SCLK} = 30 MHz	V _A = 5 V		83		μA
			V _A = 3 V		42		
		All PD Modes, f _{SCLK} = 20 MHz	V _A = 5 V		56		μA
			V _A = 3 V		28		
All PD Modes, f _{SCLK} = 0 ⁽²⁾	V _A = 5.5 V		0.06		μA		
		DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	1				
	V _A = 3.6 V		0.04		μA		
		DAC101S101: −40°C ≤ T _A ≤ +105°C, DAC101S101Q: −40°C ≤ T _A ≤ +125°C	1				

DAC101S101, DAC101S101-Q1

SNAS321G – JUNE 2005 – REVISED APRIL 2016

www.ti.com
Electrical Characteristics (continued)

The following specifications apply for $V_A = +2.7\text{ V}$ to $+5.5\text{ V}$, $R_L = 2\text{ k}\Omega$ to GND, $C_L = 200\text{ pF}$ to GND, $f_{\text{SCLK}} = 30\text{ MHz}$, input code range 12 to 1011, $T_A = 25^\circ\text{C}$, unless otherwise specified.

PARAMETER	TEST CONDITIONS		MIN ⁽¹⁾	TYP ⁽¹⁾	MAX ⁽¹⁾	UNIT
P_C Power consumption (output unloaded)	Normal Mode $f_{\text{SCLK}} = 30\text{ MHz}$	$V_A = 5.5\text{ V}$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1.41	1.83	mW
		$V_A = 3.6\text{ V}$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.63	0.81	mW
	Normal Mode $f_{\text{SCLK}} = 20\text{ MHz}$	$V_A = 5.5\text{ V}$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1.22	1.63	mW
		$V_A = 3.6\text{ V}$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.55	0.74	mW
	Normal Mode $f_{\text{SCLK}} = 0$	$V_A = 5.5\text{ V}$		0.8		μW
		$V_A = 3.6\text{ V}$		0.41		μW
	All PD Modes, $f_{\text{SCLK}} = 30\text{ MHz}$	$V_A = 5\text{ V}$		0.42		μW
		$V_A = 3\text{ V}$		0.13		μW
	All PD Modes, $f_{\text{SCLK}} = 20\text{ MHz}$	$V_A = 5\text{ V}$		0.28		μW
		$V_A = 3\text{ V}$		0.08		μW
	All PD Modes, $f_{\text{SCLK}} = 0$ ⁽²⁾	$V_A = 5.5\text{ V}$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.33	5.5	μW
		$V_A = 3.6\text{ V}$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.14	3.6	μW
I_{OUT} / I_A Power efficiency	$I_{\text{LOAD}} = 2\text{ mA}$	$V_A = 5\text{ V}$		91%		
		$V_A = 3\text{ V}$		94%		

7.7 A.C. and Timing Requirements

The following specifications apply for $V_A = +2.7\text{ V}$ to $+5.5\text{ V}$, $R_L = 2\text{ k}\Omega$ to GND, $C_L = 200\text{ pF}$ to GND, $f_{\text{SCLK}} = 30\text{ MHz}$, input code range 12 to 1011, $T_A = 25^\circ\text{C}$, unless otherwise specified.



				MIN ⁽¹⁾	TYP ⁽¹⁾	MAX ⁽¹⁾	UNIT
f_{SCLK}	SCLK Frequency	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$				30	MHz
t_s	Output voltage settling time ⁽²⁾	100h to 300h code change, $R_L = 2\text{ k}\Omega$	$C_L \leq 200\text{ pF}$		5	7.5	μs
SR	Output slew rate				1		V/ μs
	Glitch impulse	Code change from 200h to 1FFh			12		nV-sec
	Digital feedthrough				0.5		nV-sec
t_{WU}	Wake-up time	$V_A = 5\text{ V}$			6		μs
		$V_A = 3\text{ V}$			39		μs
$1/f_{\text{SCLK}}$	SCLK Cycle time	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		33			ns
t_H	SCLK High time	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			5		ns
				13			
t_L	SCLK Low time	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			5		ns
				13			
t_{SUCL}	Set-up time $\overline{\text{SYNC}}$ to SCLK rising edge				-15		ns
		DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0			
t_{SUD}	Data set-up time	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			2.5		ns
				5			
t_{DHD}	Data hold time	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			2.5		ns
				4.5			
t_{CS}	SCLK fall to rise of $\overline{\text{SYNC}}$	$V_A = 5\text{ V}$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0	3	ns
		$V_A = 3\text{ V}$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		-2	1	ns
t_{SYNC}	$\overline{\text{SYNC}}$ High time	$2.7 \leq V_A \leq 3.6$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		9	20	ns
		$3.6 \leq V_A \leq 5.5$	DAC101S101: $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, DAC101S101Q: $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		5	10	ns

(1) Typical figures are at $T_J = 25^\circ\text{C}$, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level).

(2) This parameter is ensured by design and/or characterization and is not tested in production.

DAC101S101, DAC101S101-Q1

SNAS321G – JUNE 2005 – REVISED APRIL 2016

www.ti.com

Figure 1. Input / Output Transfer Characteristic

Figure 2. Serial Timing Diagram

7.8 Typical Characteristics

$f_{SCLK} = 30 \text{ MHz}$, $T_A = 25^\circ\text{C}$, Input Code Range 12 to 1011, unless otherwise stated




Figure 3. DNL at $V_A = 3 \text{ V}$




Figure 4. DNL at $V_A = 5 \text{ V}$




Figure 5. INL at $V_A = 3 \text{ V}$




Figure 6. INL at $V_A = 5 \text{ V}$




Figure 7. TUE at $V_A = 3 \text{ V}$










Figure 8. TUE at $V_A = 5 \text{ V}$

DAC101S101, DAC101S101-Q1

SNAS321G – JUNE 2005 – REVISED APRIL 2016

www.ti.com
Typical Characteristics (continued)
 $f_{SCLK} = 30 \text{ MHz}$, $T_A = 25^\circ\text{C}$, Input Code Range 12 to 1011, unless otherwise stated

Figure 9. DNL vs. V_A

Figure 10. INL vs. V_A

Figure 11. 3-V DNL vs. f_{SCLK}

Figure 12. 5-V DNL vs. f_{SCLK}

Figure 13. 3-V DNL vs. Clock Duty Cycle

Figure 14. 5-V DNL vs. Clock Duty Cycle

Typical Characteristics (continued)

$f_{SCLK} = 30 \text{ MHz}$, $T_A = 25^\circ\text{C}$, Input Code Range 12 to 1011, unless otherwise stated




Figure 15. 3-V DNL vs. Temperature




Figure 16. 5-V DNL vs. Temperature




Figure 17. 3-V INL vs. f_{SCLK}




Figure 18. 5-V INL vs. f_{SCLK}




Figure 19. 3-V INL vs. Clock Duty Cycle










Figure 20. 5-V INL vs. Clock Duty Cycle

DAC101S101, DAC101S101-Q1

SNAS321G – JUNE 2005 – REVISED APRIL 2016

www.ti.com
Typical Characteristics (continued)
 $f_{SCLK} = 30 \text{ MHz}$, $T_A = 25^\circ\text{C}$, Input Code Range 12 to 1011, unless otherwise stated

Figure 21. 3-V INL vs. Temperature

Figure 22. 5-V INL vs. Temperature

Figure 23. Zero Code Error vs. f_{SCLK}

Figure 24. Zero Code Error vs. Clock Duty Cycle

Figure 25. Zero Code Error vs. Temperature

Figure 26. Full-Scale Error vs. f_{SCLK}

Typical Characteristics (continued)

$f_{\text{SCLK}} = 30 \text{ MHz}$, $T_A = 25^\circ\text{C}$, Input Code Range 12 to 1011, unless otherwise stated




Figure 27. Full-Scale Error vs. Clock Duty Cycle




Figure 28. Full-Scale Error vs. Temperature




Figure 29. Supply Current vs. V_A




Figure 30. Supply Current vs. Temperature




Figure 31. 5-V Glitch Response




Figure 32. Power-On Reset

DAC101S101, DAC101S101-Q1

SNAS321G –JUNE 2005–REVISED APRIL 2016

www.ti.com

Typical Characteristics (continued)

$f_{\text{SCLK}} = 30 \text{ MHz}$, $T_A = 25^\circ\text{C}$, Input Code Range 12 to 1011, unless otherwise stated




Figure 33. 3-V Wake-Up Time




Figure 34. 5-V Wake-Up Time


8 Detailed Description

8.1 Overview

The DAC101S101 is a full-featured, general purpose 10-bit voltage-output digital-to-analog converter (DAC) that can operate from a single +2.7 V to 5.5 V supply and consumes just 175 μ A of current at 3.6 Volts. The on-chip output amplifier allows rail-to-rail output swing and the three wire serial interface operates at clock rates up to 30 MHz over the specified supply voltage range and is compatible with standard SPI, QSPI, MICROWIRE and DSP interfaces.

The supply voltage for the DAC101S101 serves as its voltage reference, providing the widest possible output dynamic range. A power-on reset circuit ensures that the DAC output powers up to zero volts and remains there until there is a valid write to the device. A power-down feature reduces power consumption to less than a microWatt.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 DAC Section

The DAC101S101 is fabricated on a CMOS process with an architecture that consists of a resistor string and switches that are followed by an output buffer. The power supply serves as the reference voltage. The input coding is straight binary with an ideal output voltage of:

$$V_{OUT} = V_A \times (D / 1024)$$

where

- D is the decimal equivalent of the binary code that is loaded into the DAC register and can take on any value between 0 and 1023 (1)

8.3.2 Resistor String

The resistor string is shown in [Figure 35](#). This string consists of 1024 equal valued resistors in series with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register determines which switch is closed, connecting the proper node to the amplifier. This configuration ensures that the DAC is monotonic.

Feature Description (continued)




Figure 35. DAC Resistor String

8.3.3 Output Amplifier

The output buffer amplifier is a rail-to-rail type, providing an output voltage range of 0V to V_A . All amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0V and V_A , in this case). For this reason, linearity is specified over less than the full output range of the DAC. The output capabilities of the amplifier are described in the [Electrical Characteristics](#) Tables.

8.3.4 Power-On Reset

The power-on reset circuit controls the output voltage during power-up. The DAC register is filled with zeros and the output voltage is 0 Volts and remains there until a valid write sequence is made to the DAC.

8.4 Device Functional Modes

8.4.1 Power-Down Modes

The DAC101S101 has four modes of operation. These modes are set with two bits (DB13 and DB12) in the control register.

Table 1. Modes of Operation

DB13	DB12	OPERATING MODE
0	0	Normal Operation
0	1	Power-Down with 1 kΩ to GND
1	0	Power-Down with 100 kΩ to GND
1	1	Power-Down with Hi-Z

When both DB13 and DB12 are 0, the device operates normally. For the other three possible combinations of these bits the supply current drops to its power-down level and the output is pulled down with either a 1kΩ or a 100kΩ resistor, or is in a high impedance state, as described in [Table 1](#).

The bias generator, output amplifier, the resistor string and other linear circuitry are all shut down in any of the power-down modes. However, the contents of the DAC register are unaffected when in power-down. Minimum power consumption is achieved in the power-down mode with SCLK disabled and $\overline{\text{SYNC}}$ and D_{IN} idled low. The time to exit power-down (Wake-Up Time) is typically t_{WU} μsec as stated in the [A.C. and Timing Requirements](#) Table.

8.5 Programming

8.5.1 Serial Interface

The three-wire interface is compatible with SPI, QSPI and MICROWIRE as well as most DSPs. See the [Serial Timing Diagram](#) for information on a write sequence.

A write sequence begins by bringing the $\overline{\text{SYNC}}$ line low. Once $\overline{\text{SYNC}}$ is low, the data on the D_{IN} line is clocked into the 16-bit serial input register on the falling edges of SCLK. On the 16th falling clock edge, the last data bit is clocked in and the programmed function (a change in the mode of operation and/or a change in the DAC register contents) is executed. At this point the $\overline{\text{SYNC}}$ line may be kept low or brought high. In either case, it must be brought high for the minimum specified time before the next write sequence so that a falling edge of $\overline{\text{SYNC}}$ can initiate the next write cycle.

Because the $\overline{\text{SYNC}}$ and D_{IN} buffers draw more current when they are high, they should be idled low between write sequences to minimize power consumption.

8.5.2 Input Shift Register

The input shift register, [Figure 36](#), has sixteen bits. The first two bits are "don't cares" and are followed by two bits that determine the mode of operation (normal mode or one of three power-down modes). The contents of the serial input register are transferred to the DAC register on the sixteenth falling edge of SCLK. See [Figure 2](#).




Figure 36. Input Register Contents

Normally, the $\overline{\text{SYNC}}$ line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th SCLK falling edge. However, if $\overline{\text{SYNC}}$ is brought high before the 16th falling edge, the shift register is reset and the write sequence is invalid. The DAC register is not updated and there is no change in the mode of operation.

8.5.3 DSP/Microprocessor Interfacing

Interfacing the DAC101S101 to microprocessors and DSPs is quite simple. The following guidelines are offered to hasten the design process.

8.5.3.1 ADSP-2101/ADSP2103 Interfacing

[Figure 37](#) shows a serial interface between the DAC101S101 and the ADSP-2101/ADSP2103. The DSP should be set to operate in the SPORT Transmit Alternate Framing Mode. It is programmed through the SPORT control register and should be configured for Internal Clock Operation, Active Low Framing and 16-bit Word Length. Transmission is started by writing a word to the Tx register after the SPORT mode has been enabled.

Programming (continued)




Figure 37. ADSP-2101/2103 Interface

8.5.3.2 80C51/80L51 Interface

A serial interface between the DAC101S101 and the 80C51/80L51 microcontroller is shown in [Figure 38](#). The $\overline{\text{SYNC}}$ signal comes from a bit-programmable pin on the microcontroller. The example shown here uses port line P3.3. This line is taken low when data is to be transmitted to the DAC101S101. Since the 80C51/80L51 transmits 8-bit bytes, only eight falling clock edges occur in the transmit cycle. To load data into the DAC, the P3.3 line must be left low after the first eight bits are transmitted. A second write cycle is initiated to transmit the second byte of data, after which port line P3.3 is brought high. The 80C51/80L51 transmit routine must recognize that the 80C51/80L51 transmits data with the LSB first while the DAC101S101 requires data with the MSB first.




Figure 38. 80C51/80L51 Interface

8.5.3.3 68HC11 Interface

A serial interface between the DAC101S101 and the 68HC11 microcontroller is shown in [Figure 39](#). The $\overline{\text{SYNC}}$ line of the DAC101S101 is driven from a port line (PC7 in the figure), similar to the 80C51/80L51.

The 68HC11 should be configured with its CPOL bit as a zero and its CPHA bit as a one. This configuration causes data on the MOSI output to be valid on the falling edge of SCLK. PC7 is taken low to transmit data to the DAC. The 68HC11 transmits data in 8-bit bytes with eight falling clock edges. Data is transmitted with the MSB first. PC7 must remain low after the first eight bits are transferred. A second write cycle is initiated to transmit the second byte of data to the DAC, after which PC7 should be raised to end the write sequence.




Figure 39. 68HC11 Interface

8.5.3.4 Microwire Interface

[Figure 40](#) shows an interface between a Microwire compatible device and the DAC101S101. Data is clocked out on the rising edges of the SCLK signal.




Figure 40. Microwire Interface

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DAC101S101 is designed for single supply operation and thus has a unipolar output. However, a bipolar output may be obtained with the circuit in [Figure 41](#). This circuit will provide an output voltage range of ± 5 Volts. A rail-to-rail amplifier should be used if the amplifier supplies are limited to ± 5 V.

9.2 Typical Application




Figure 41. Bipolar Operation

9.2.1 Design Requirements

- The DAC101S101 will use a single supply.
- The output is required to be bipolar with a voltage range of ± 5 V.
- Dual supplies will be used for the output amplifier.

9.2.2 Detailed Design Procedure

The output voltage of this circuit for any code is found to be

$$V_O = (V_A \times (D / 1024) \times ((R1 + R2) / R1) - V_A \times R2 / R1)$$

where

- D is the input code in decimal form
- With $V_A = 5$ V and $R1 = R2$

$$V_O = (10 \times D / 1024) - 5V$$

(2)

(3)

A list of rail-to-rail amplifiers suitable for this application are indicated in [Table 2](#).

Table 2. Some Rail-To-Rail Amplifiers

AMP	PKGS	Typ V_{OS}	Typ I_{SUPPLY}
LMC7111	SOT-23-5	0.9 mV	25 μ A
LM7301	SOIC-8 SOT-23-5	0.03 mV	620 μ A
LM8261	SOT-23-5	0.7 mV	1 mA

9.2.3 Application Curve




Figure 42. Bipolar Input / Output Transfer Characteristic

10 Power Supply Recommendations

The simplicity of the DAC101S101 implies ease of use. However, it is important to recognize that any data converter that utilizes its supply voltage as its reference voltage will have essentially zero PSRR (Power Supply Rejection Ratio). Therefore, it is necessary to provide a noise-free supply voltage to the device.

10.1 Using References as Power Supplies

Since the DAC101S101 consumes very little power, a reference source may be used as the supply voltage. The advantages of using a reference source over a voltage regulator are accuracy and stability. Some low noise regulators can also be used for the power supply of the DAC101S101. Listed below are a few power supply options for the DAC101S101.

10.1.1 LM4130

The LM4130 reference, with its 0.05% accuracy over temperature, is a good choice as a power source for the DAC101S101. Its primary disadvantage is the lack of a 3V and 5V versions. However, the 4.096V version is useful if a 0 to 4.095V output range is desirable or acceptable. Bypassing the VIN pin with a 0.1μF capacitor and the VOUT pin with a 2.2μF capacitor will improve stability and reduce output noise. The LM4130 comes in a space-saving 5-pin SOT-23.




Figure 43. The LM4130 as a Power Supply

10.1.2 LM4050

Available with accuracy of 0.44%, the LM4050 shunt reference is also a good choice as a power regulator for the DAC101S101. It does not come in a 3 Volt version, but 4.096V and 5V versions are available. It comes in a space-saving 3-pin SOT-23.




Figure 44. The LM4050 as a Power Supply

The minimum resistor value in the circuit of [Figure 44](#) should be chosen such that the maximum current through the LM4050 does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at its maximum, the LM4050 voltage at its minimum, the resistor value at its minimum due to tolerance, and the DAC101S101 draws zero current. The maximum resistor value must allow the LM4050 to draw more than its minimum current for regulation plus the maximum DAC101S101 current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050 voltage at its maximum, the resistor value at its maximum due to tolerance, and the DAC101S101 draws its maximum current. These conditions can be summarized as

Using References as Power Supplies (continued)

$$R(\min) = (V_{IN}(\max) - V_Z(\min) / (I_A(\min) + I_Z(\max)))$$

where

- $V_Z(\min)$ are the nominal LM4050 output voltages \pm the LM4050 output tolerance over temperature
- $I_Z(\max)$ is the maximum allowable current through the LM4050
- $I_A(\min)$ is the minimum DAC101S101 supply current

(4)

and

$$R(\max) = (V_{IN}(\min) - V_Z(\max) / (I_A(\max) + I_Z(\min)))$$

where

- $V_Z(\max)$ are the nominal LM4050 output voltages \pm the LM4050 output tolerance over temperature
- $I_Z(\min)$ is the minimum current required by the LM4050 for proper regulation
- $I_A(\max)$ is the maximum DAC101S101 supply current

(5)

10.1.3 LP3985

The LP3985 is a low noise, ultra low dropout voltage regulator with a 3% accuracy over temperature. It is a good choice for applications that do not require a precision reference for the DAC101S101. It comes in 3.0V, 3.3V and 5V versions, among others, and sports a low 30 μ V noise specification at low frequencies. Because low frequency noise is relatively difficult to filter, this specification could be important for some applications. The LP3985 comes in a space-saving 5-pin SOT-23 and 5-bump micro SMD packages.




Figure 45. Using The Lp3985 Regulator

An input capacitance of 1 μ F without any ESR requirement is required at the LP3985 input, while a 1- μ F ceramic capacitor with an ESR requirement of 5 m Ω to 500 m Ω is required at the output. Careful interpretation and understanding of the capacitor specification is required to ensure correct device operation.

10.1.4 LP2980

The LP2980 is an ultra low dropout regulator with a 0.5% or 1.0% accuracy over temperature, depending upon grade. It is available in 3 V, 3.3 V and 5 V versions, among others.




Figure 46. Using The Lp2980 Regulator

Using References as Power Supplies (continued)

Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor must be at least 1- μ F over temperature, but values of 2.2 μ F or more provide better performance. The ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid tantalum capacitors offer a good combination of small size and ESR. Ceramic capacitors are attractive due to their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic capacitors are typically not a good choice due to their large size and have ESR values that may be too high at low temperatures.

11 Layout

11.1 Layout Guidelines

For best accuracy and minimum noise, the printed circuit board containing the DAC101S101 should have separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes. Both of these planes should be located in the same board layer. There should be a single ground plane. A single ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a single ground plane design will utilize a "fencing" technique to prevent the mixing of analog and digital ground current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in one place, preferably near the DAC101S101. Special care is required to ensure that digital signals with fast edge rates do not pass over split ground planes. They must always have a continuous return path below their traces.

The DAC101S101 power supply should be bypassed with a 10- μ F and a 0.1- μ F capacitor as close as possible to the device with the 0.1- μ F right at the device supply pin. The 10- μ F capacitor should be a tantalum type and the 0.1- μ F capacitor should be a low ESL, low ESR type. The power supply for the DAC101S101 should only be used for analog circuits.

Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the board. The clock and data lines should have controlled impedances.

11.2 Layout Example




Figure 47. Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB, which is $V_{REF} / 1024 = V_A / 1024$.

DIGITAL FEEDTHROUGH is a measure of the energy injected into the analog output of the DAC from the digital inputs when the DAC outputs are not updated. It is measured with a full-scale code change on the data bus.

FULL-SCALE ERROR is the difference between the actual output voltage with a full scale code (3FFh) loaded into the DAC and the value of $V_A \times 1023 / 1024$.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and Full-Scale Errors as $GE = FSE - ZE$, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.

GLITCH IMPULSE is the energy injected into the analog output when the input code to the DAC register changes. It is specified as the area of the glitch in nanovolt-seconds.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The end point method is used. INL for this product is specified over a limited range, per the [Electrical Characteristics](#) Tables.

LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value is

$$LSB = V_{REF} / 2^n$$

where

- V_{REF} is the supply voltage for this product
- "n" is the DAC resolution in bits, which is 10 for the DAC101S101 (6)

MAXIMUM LOAD CAPACITANCE is the maximum capacitance that can be driven by the DAC with output stability maintained.

MONOTONICITY is the condition of being monotonic, where the DAC has an output that never decreases when the output code increases.

MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is $1/2$ of V_{REF} .

Device Support (continued)

POWER EFFICIENCY is the ratio of the output current to the total supply current. The output current comes from the power supply. The difference between the supply and output currents, is the power consumed by the device without a load.

SETTLING TIME is the time for the output to settle within 1/2 LSB of the final value.

WAKE-UP TIME is the time for the output to settle within 1/2 LSB of the final value after the device is commanded to the active mode from any of the power down modes.

ZERO CODE ERROR is the output error, or voltage, present at the DAC output after a code of 000h has been entered.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DAC101S101	Click here	Click here	Click here	Click here	Click here
DAC101S101-Q1	Click here	Click here	Click here	Click here	Click here

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DAC101S101CIMK/NO.A	Active	Production	SOT-23-THIN (DDC) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X63C
DAC101S101CIMK/NOPB	Active	Production	SOT-23-THIN (DDC) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X63C
DAC101S101CIMKX/NO.A	Active	Production	SOT-23-THIN (DDC) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X63C
DAC101S101CIMKX/NOPB	Active	Production	SOT-23-THIN (DDC) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X63C
DAC101S101CIMM/NO.A	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X62C
DAC101S101CIMM/NOPB	Active	Production	VSSOP (DGK) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 105	X62C
DAC101S101QCMK/NO.A	Active	Production	SOT-23-THIN (DDC) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X63Q
DAC101S101QCMK/NOPB	Active	Production	SOT-23-THIN (DDC) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X63Q
DAC101S101QCMKX/NO.A	Active	Production	SOT-23-THIN (DDC) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X63Q
DAC101S101QCMKX/NOPB	Active	Production	SOT-23-THIN (DDC) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	X63Q

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DAC101S101, DAC101S101-Q1 :

- Catalog : [DAC101S101](#)
- Automotive : [DAC101S101-Q1](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC101S101CIMK/NOPB	SOT-23-THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101CIMKX/NOPB	SOT-23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101CIMM/NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC101S101QCMK/NOPB	SOT-23-THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101QCMKX/NOPB	SOT-23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC101S101CIMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
DAC101S101CIMKX/ NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
DAC101S101CIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
DAC101S101QCMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
DAC101S101QCMKX/ NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0

DGK0008A**PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



4214841/E 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

EXAMPLE BOARD LAYOUT

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPLODED METAL SHOWN
SCALE:15X



SOLDERMASK DETAILS

4214841/E 08/2024

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214841/E 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated