SCCS024A - MARCH 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Fully Compatible With TTL Input and Output Logic Levels
- 64-mA Output Sink Current 32-mA Output Source Current

description

The CY74FCT399T is a high-speed quad 2-input register that selects four bits of data from either of two sources (ports) under control of a common select (S) input. Selected data are transferred to a 4-bit output register synchronous with the low-to-high transition of the clock (CP) input. The 4-bit D-type output register is fully edge triggered. The data inputs (I_{0X} , I_{1X}) and S input must be stable only one setup time prior to, and hold time after, the low-to-high transition of CP for predictable operation. The CY74FCT399T has noninverted outputs.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

	PIN DESCRIPTION
NAME	DESCRIPTION
S	Common select input
CP	Clock-pulse input (active rising edge)
I ₀	Data inputs from source 0
I ₁	Data inputs from source 1
Q	Register noninverted outputs

DIN DESCRIPTION

ORDERING INFORMATION

TA	PACKAGE [†]		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC – SO	Tube	6.1	CY74FCT399CTSOC	FCT399C
40°C to 95°C	3010 - 30	Tape and reel	6.1	CY74FCT399CTSOCT	FC1399C
–40°C to 85°C		Tube	7	CY74FCT399ATSOC	FCT399A
	SOIC – SO	Tape and reel	7	CY74FCT399ATSOCT	FC1399A

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

S		PACKAG	_
S [1	16	V _{CC}
Q _A [2	15	Q _D
I _{0A} [3	14	I _{0D}
I _{1A} [4	13	I _{1D}
I _{1B} [5	12	I _{1C}
I _{0B} [6	11	I _{0C}
Q _B [7	10] Q _C
GND [8	9] CP


SCCS024A - MARCH 1994 - REVISED OCTOBER 2001

FUNCTION TABLE

T BITCHIGHT IN BEE										
	INPUTS	OUTPUT								
S	I ₀	I ₁	Q							
Ι	I	Х	L							
I	h	Х	н							
h	Х	I	L							
h	Х	h	н							

H = High logic level, h = High logic level one setup time prior to the low-to-high clock transition, L = Low logic level, I = Low logic level one setup time prior to the low-to-high clock transition, X = Don't care

logic diagram





SCCS024A - MARCH 1994 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	. –0.5 V to 7 V
DC input voltage range	. –0.5 V to 7 V
DC output voltage range	. –0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1)	57°C/W
Ambient temperature range with power applied, T _A	-65°C to 135°C
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-32	mA
IOL	Low-level output current			64	mA
ТĄ	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_CC or GND to ensure proper device operation.



SCCS024A - MARCH 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNI
VIK	V _{CC} = 4.75,	I _{IN} = -18 mA	I _{IN} = -18 mA				V
Veri	$\lambda = 4.75$	I _{OH} = -32 mA		2			v
VOH	V _{CC} = 4.75	I _{OH} = -15 mA		2.4	3.3		v
VOL	V _{CC} = 4.75,	I _{OL} = 64 mA			0.3	0.55	V
VH	All inputs				0.2		V
lj	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$				5	μA
ЧΗ	V _{CC} = 5.25 V,	V _{IN} = 2.7 V				±1	μA
١ _{١L}	V _{CC} = 5.25 V,	V _{IN} = 0.5 V				±1	μA
IOS‡	V _{CC} = 5.25 V,	VOUT = 0 V		-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1	μA
ICC	V _{CC} = 5.25 V,	$V_{IN} \leq 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
∆ICC	V _{CC} = 5.25 V, V _{IN} =	3.4 V§, $f_1 = 0$, Outputs ope	n		0.5	2	m/
ICCD	V_{CC} = 5.25 V, One is $V_{IN} \le 0.2$ V or $V_{IN} \ge$	nput switching at 50% duty o V_{CC} – 0.2 V	cycle, Outputs open,		0.06	0.12	mA MH
	V _{CC} = 5.25 V,	One input switching at $f_1 = 5 \text{ MHz}$	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	
IC#	$f_0 = 10 \text{ MHz},$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	m/
чС	Outputs open, S = Steady state	Four inputs switching at $f_1 = 5 \text{ MHz}$	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2	1117
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		2.9	8.2	
Ci					5	10	pF
Co					9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

\$ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

This parameter is derived for use in total power-supply calculations.

 ${}^{\#}I_{C} = I_{CC} + \Delta I_{CC} \times D_{H} \times N_{T} + I_{CCD} (f_{0}/2 + f_{1} \times N_{1})$

Where:

- IC = Total supply current
- I_{CC} = Power-supply current with CMOS input levels
- ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)
- D_{H} = Duty cycle for TTL inputs high
- NT = Number of TTL inputs at DH

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

- f_0 = Clock frequency for registered devices, otherwise zero
- f₁ = Input signal frequency
- N_1 = Number of inputs changing at f_1
- All currents are in milliamperes and all frequencies are in megahertz.
- Il Values for these conditions are examples of the I_{CC} formula.



SCCS024A - MARCH 1994 - REVISED OCTOBER 2001

timing requirement over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


			CY74FCT	399AT	CY74FCT	399CT	UNIT
			MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CP high or low		5		5		ns
		I _n before CP↑	3.5		3.5		
t _{su}	Setup time, high or low	S before CP↑	8.5		8.5		ns
÷.	Hold time, high or low	I _n after CP↑	1		1		20
th	Hold time, high or low	S after CP↑	0		0		ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	[399AT	CY74FC1	Г399СТ	UNIT
PARAIVIETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
^t PLH	CP	0	2.5	7	2.5	6.1	20
^t PHL	CP	Q	2.5	7	2.5	6.1	ns



SCCS024A - MARCH 1994 - REVISED OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CY74FCT399ATSOC	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT399A
CY74FCT399ATSOC.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT399A
CY74FCT399ATSOCT	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT399A
CY74FCT399ATSOCT.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT399A
CY74FCT399CTSOC	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT399C
CY74FCT399CTSOC.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT399C

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025



CY74FCT399ATSOCT

www.ti.com

TAPE AND REEL INFORMATION





A0

(mm)

10.75

B0

(mm)

10.7

K0

(mm)

2.7

P1

(mm)

12.0

w

(mm)

16.0

Pin1

Quadrant

Q1

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



330.0

16.4

*All dimensions are nominal					
Device	Package Type	Package Drawing		Reel Diameter (mm)	Reel Width W1 (mm)

DW

16

2000

SOIC



www.ti.com

PACKAGE MATERIALS INFORMATION

23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT399ATSOCT	SOIC	DW	16	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CY74FCT399ATSOC	DW	SOIC	16	40	506.98	12.7	4826	6.6
CY74FCT399ATSOC.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
CY74FCT399CTSOC	DW	SOIC	16	40	506.98	12.7	4826	6.6
CY74FCT399CTSOC.B	DW	SOIC	16	40	506.98	12.7	4826	6.6

DW 16

GENERIC PACKAGE VIEW

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DW0016A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



DW0016A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0016A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated