- Function and Pinout Compatible With FCT and F Logic
- 25-Ω Output Series Resistors to Reduce Transmission-Line Reflection Noise
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 12-mA Output Sink Current
 15-mA Output Source Current
- 3-State Outputs

Q OR SO PACKAGE (TOP VIEW) 20**|**] V_{CC} OE_A [19 TOEB D₀ [] 2 $D_1 \begin{bmatrix} 1 \\ 3 \end{bmatrix}$ 18 O₀ D₂ [] 4 17**[**] O₁ 16**|** O₂ D₃ [] 5 15 O₃ $D_4 \begin{bmatrix} 1 \end{bmatrix} 6$ D₅ [] 7 14**[**] O₄ D₆ [] 8 13 O₅ D₇ [] 9 12**[**] O₆ 11 O₇ GND [] 10

description

The CY74FCT2541T is an octal buffer and line driver designed to be employed as a memory-address driver, clock driver, and bus-oriented transmitter/receiver. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2541T can replace the CY74FCT541T to reduce noise in an existing design. The speed of the CY74FCT2541T is comparable to bipolar logic counterparts, while reducing power dissipation. Input and output voltage levels allow direct interface with TTL and CMOS devices without external components.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PA	CKAGET	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
,	QSOP - Q	Tape and reel	4.1	CY74FCT2541CTQCT	FCT2541C	
	2010 00	Tube	4.1	CY74FCT2541CTSOC	FOT05440	
	SOIC - SO	Tape and reel	4.1	CY74FCT2541CTSOCT	FCT2541C	
	QSOP - Q	Tape and reel	4.8	CY74FCT2541ATQCT	FCT2541A	
-40°C to 85°C	2010 20	Tube	4.8	CY74FCT2541ATSOC	E0T0544A	
	SOIC - SO	Tape and reel	4.8	CY74FCT2541ATSOCT	FCT2541A	
	QSOP – Q	Tape and reel	8	CY74FCT2541TQCT	FCT2541	
	2010 20	Tube	8	CY74FCT2541TSOC	====	
	SOIC - SO	Tape and reel	8	CY74FCT2541TSOCT	FCT2541	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE

	INPUTS		CUITDUT
OEA	OEB	OUTPUT	
L	L	L	L
L	L	Н	Н
Н	Н	X	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state

logic diagram (positive logic)



absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

		-
Supply voltage range to ground potential		–0.5 V to 7 V
DC input voltage range		–0.5 V to 7 V
DC output voltage range		–0.5 V to 7 V
DC output current (maximum sink current/pin)		120 mA
Package thermal impedance, θ_{JA} (see Note 1):	Q package	68°C/W
	SO package	58°C/W
Ambient temperature range with power applied,	T _A	–65°C to 135°C
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			8.0	V
ІОН	High-level output current			-15	mA
lOL	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS						
VIK	V _{CC} = 4.75 V,	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$						
VOH	V _{CC} = 4.75 V,	I _{OH} = -15 mA		2.4	3.3		V	
V _{OL}	V _{CC} = 4.75 V,	I _{OL} = 12 mA			0.3	0.55	V	
R _{out}	V _{CC} = 4.75 V,	I _{OL} = 12 mA		20	25	40	Ω	
V _{hys}	All inputs				0.2		٧	
II	V _{CC} = 5.25 V,	VIN = VCC				5	μΑ	
lн	V _{CC} = 5.25 V,	V _{IN} = 2.7 V				±1	μΑ	
IIL	V _{CC} = 5.25 V,	V _{IN} = 0.5 V				±1	μΑ	
lozh	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V			15	μΑ		
lozL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V			-15	μΑ		
los [‡]	V _{CC} = 5.25 V,	V _{OUT} = 0 V	-60	-120	-225	mA		
loff	$V_{CC} = 0 V$	V _{OUT} = 4.5 V			±1	μΑ		
ICC	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA	
ΔlCC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.25 \text{ V}$	4 V\$, f ₁ = 0, Outputs op	en		0.5	2	mA	
ICCD¶		duty cycle, Outputs open IN ≤ 0.2 V or V _{IN} ≥V _{CC} -			0.06	0.12	mA/ MHz	
		One bit switching	$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4		
. #	V _{CC} = 5.25 V,	at f ₁ = 10 MHz, at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4	4	
	$\frac{\text{Outputs open,}}{\text{OE}_{A} = \text{OE}_{B} = \text{GND}}$	Eight bits switching	$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.3	2.6	mA	
		at f ₁ = 2.5 MHz, at 50% duty cycle	V _{IN} = 3.4 V or GND		3.3	10.6		
Ci		•			5	10	pF	
Co					9	12	pF	

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $^{\#}$ IC = ICC + Δ ICC \times D_H \times N_T + ICCD (f₀/2 + f₁ \times N₁)

Where:

I_C = Total supply current

ICC = Power-supply current with CMOS input levels

ΔICC = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the ICC formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.


 $[\]$ Per TTL-driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.

switching characteristics over operating free-air temperature range (see Figure 1)

	FROM	то	CY74FC	T2541T	CY74FCT	2541AT	CY74FCT	2541CT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH	D	•	1.5	8	1.5	4.8	1.5	4.1	
t _{PHL}		0	1.5	8	1.5	4.8	1.5	4.1	ns
^t PZH	ŌĒ	0	1.5	10	1.5	6.2	1.5	1.5 5.8	
t _{PZL}	OE	0	1.5	10	1.5	6.2	1.5	5.8	ns
t _{PHZ}	ŌĒ	^	1.5	9.5	1.5	5.6	1.5	5.2	
t _{PLZ}	OE	0	1.5	9.5	1.5	5.6	1.5	5.2	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com

17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CY74FCT2541ATQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541A
CY74FCT2541ATQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541A
CY74FCT2541ATQCTG4	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541A
CY74FCT2541ATQCTG4.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541A
CY74FCT2541ATSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541A
CY74FCT2541ATSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541A
CY74FCT2541CTQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541C
CY74FCT2541CTQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541C
CY74FCT2541CTSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541C
CY74FCT2541CTSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541C
CY74FCT2541TQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541
CY74FCT2541TQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541
CY74FCT2541TQCTE4	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541
CY74FCT2541TQCTG4	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2541
CY74FCT2541TSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541
CY74FCT2541TSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541
CY74FCT2541TSOCE4	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541
CY74FCT2541TSOCT	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541
CY74FCT2541TSOCT.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2541

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT2541ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2541ATQCTG4	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2541CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2541TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2541TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



www.ti.com 24-Jul-2025




*All dimensions are nominal

7 till dillitoriolorio di o riorininal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT2541ATQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT2541ATQCTG4	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT2541CTQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT2541TQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT2541TSOCT	SOIC	DW	20	2000	356.0	356.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CY74FCT2541ATSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2541ATSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2541CTSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2541CTSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2541TSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2541TSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2541TSOCE4	DW	SOIC	20	25	507	12.83	5080	6.6

DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AD.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated