20 🛛 V_{CC}

19 1 OE

18 🛛 B₀

17 🛛 B₁

16 **B**₂

15 B₃

14 🛛 B₄

13 B5

12 🛛 B₆

11 B7

P, Q, OR SO PACKAGE (TOP VIEW)

T/R

A₀ [] 2

A₁ [] 3

A₂ 🛛 4

A3 🛛 5

A₆ [8

A₇ [] 9

GND 110

6

A₄ [

A5

- Function and Pinout Compatible With FCT and F Logic
 25-Ω Output Series Resistors to Reduce Transmission-Line Reflection Noise
 Edge-Rate Control Circuitry for Significantly Improved Noise
- Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- 12-mA Output Sink Current
 15-mA Output Source Current
- 3-State Outputs

description

The CY74FCT2245T contains eight noninverting, bidirectional buffers with 3-state outputs intended for bus-oriented applications. On-chip termination resistors at the outputs reduce system noise caused by reflections. For this reason, the CY74FCT2245T can replace the CY74FCT245T in an existing design. The CY74FCT2245T current-sinking capability is 12 mA at the A and B ports.

The transmit/receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active high) enables data from A ports to B ports; receive (active low) enables data from B ports to A ports. The output-enable (\overline{OE}) input, when high, disables both the A and B ports by putting them in the high-impedance state.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

TA	PACI	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING				
	QSOP – Q	Tape and reel	4.1	CY74FCT2245CTQCT	FCT2245				
	SOIC – SO	Tube	4.1	CY74FCT2245CTSOC	FCT2245				
	3010 - 30	Tape and reel	4.1	CY74FCT2245CTSOCT	FG12245				
	DIP – P	Tube	4.6	CY74FCT2245ATPC	74FCT2245ATPC				
–40°C to 85°C	QSOP – Q	Tape and reel	4.6	CY74FCT2245ATQCT	FCT2245A				
-40°C 10 85°C	SOIC – SO	Tube	4.6	CY74FCT2245ATSOC	FCT2245A				
	SOIC - SO	Tape and reel	4.6	CY74FCT2245ATSOCT	FC12245A				
	QSOP – Q	Tape and reel	7.0	CY74FCT2245TQCT	FCT2245				
	SOIC – SO	Tube	7.0	CY74FCT2245TSOC	FCT2245				
	3010 - 50	Tape and reel	7.0	CY74FCT2245TSOCT	FG12240				

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2001, Texas Instruments Incorporated


FUNCTION TABLE

INP	UTS	Ουτρυτ
OE	T/R	001201
L	L	Bus B data to bus A
L	н	Bus A data to bus B
Н	Х	Z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential		
DC input voltage range		. –0.5 V to 7 V
DC output voltage range		. –0.5 V to 7 V
DC output current (maximum sink current/pin)		120 mA
Package thermal impedance, θ_{JA} (see Note 1):	: P package	69°C/W
	Q package	68°C/W
	SO package	58°C/W
Ambient temperature range with power applied	I, T _A	-65°C to 135°C
Storage temperature range, T _{stg}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
ЮН	High-level output current			-15	mA
IOL	Low-level output current			12	mA
ТĄ	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



CY74FCT2245T 8-BIT TRANSCEIVER WITH 3-STATE OUTPUTS

SCCS037B - JULY 1994 - REVISED NOVEMBER 2001

PARAMETER		MIN	TYP†	MAX	UNIT		
VIК	V _{CC} = 4.75,	I _{IN} = -18 mA		-0.7	-1.2	V	
Vон	V _{CC} = 4.75,	I _{OH} = -15 mA		2.4	3.3		V
V _{OL}	V _{CC} = 4.75,	I _{OL} = 12 mA			0.3	0.55	V
R _{out}	V _{CC} = 4.75,	I _{OL} = 12 mA		20	25	40	Ω
V _{hys}	All inputs				0.2		V
lį	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$				5	μA
ЧΗ	V _{CC} = 5.25 V,	V _{IN} = 2.7 V				±1	μΑ
۱ _{IL}	V _{CC} = 5.25 V,	V _{IN} = 0.5 V				±1	μΑ
IOZH	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V				10	μΑ
I _{OZL}	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V				-10	μΑ
los‡	V _{CC} = 5.25 V,	V _{OUT} = 0 V		-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1	μA
ICC	V _{CC} = 5.25 V,	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
ΔICC	V _{CC} = 5.25 V, V _{IN} =	= 3.4 V§, f ₁ = 0, Outputs op	ben		0.5	2	mA
ICCD		input switching at 50% duty $N \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 100 \text{ V}$			0.06	0.12	mA MHz
		One input switching at f ₁ = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	
IC#	$V_{CC} = 5.25 V,$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4	mA
IC.,	Outputs open, T/R = OE = GND	Eight bits switching at $f_1 = 2.5 \text{ MHz}$	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.3	2.6	mA
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6ll	
Ci					5	10	pF
Co					9	12	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

This parameter is derived for use in total power-supply calculations.

 ${}^{\#}I_{C} = I_{CC} + \Delta I_{CC} \times D_{H} \times N_{T} + I_{CCD} (f_{0}/2 + f_{1} \times N_{1})$

Where:

I_C = Total supply current

ICC = Power-supply current with CMOS input levels

- ΔI_{CC} = Power-supply current for a TTL high input (VIN = 3.4 V)
- D_H = Duty cycle for TTL inputs high
- N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

- f_0 = Clock frequency for registered devices, otherwise zero
- f₁ = Input signal frequency
- N_1 = Number of inputs changing at f_1
- All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the I_{CC} formula.



CY74FCT2245T **8-BIT TRANSCEIVER** WITH 3-STATE OUTPUTS SCCS037B – JULY 1994 – REVISED NOVEMBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	CY74FC	CY74FCT2245T CY74FCT22454		2245AT	CY74FCT	UNIT	
PARAMETER	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A _n or B _n	R or ∧	1.5	7	1.5	4.6	1.5	4.1	
^t PHL	An or Dn	B _n or A _n	1.5	7	1.5	4.6	1.5	4.1	ns
^t PZH	OE	A or B	1.5	9.5	1.5	6.2	1.5	5.8	ns
^t PZL	ÛE	A or B	1.5	9.5	1.5	6.2	1.5	5.8	115
^t PHZ	OE	A or B	1.5	7.5	1.5	5	1.5	4.5	ns
^t PLZ	UE UE	AUIB	1.5	7.5	1.5	5	1.5	4.5	115



07V **S1** O Open **500** Ω From Output From Output Test $\Lambda \Lambda \Lambda$ TEST **S1** O GND **Under Test Under Test** Point Open tPLH/tPHL $C_L = 50 \text{ pF}$ $C_1 = 50 \text{ pF}$ 2 **500** Ω **500** Ω 7 V ^tPLZ^{/t}PZL (see Note A) (see Note A) tPHZ/tPZH Open LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS 3-STATE OUTPUTS** 3 V **Timing Input** 1.5 V 0 V tw th 3 V tsu 3 V 1.5 V 1.5 V Input 1.5 V 1.5 V **Data Input** 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 3 V 3 V Output 1.5 V 1.5 V 1.5 V 1.5 V Input Control 0 V 0 V -t_{PLZ} ^tPLH ^tPHL tPZL -₽ VOH Output ≈3.5 V In-Phase 1.5 V 1.5 V Waveform 1 .5 V Output V_{OL} + 0.3 V (see Note B) VOL VOL ^tPHL ^tPLH ^tPZH ^tPHZ ۷он Output ۷он **Out-of-Phase** VOH – 0.3 V 1.5 V 1.5 V Waveform 2 5 V Output (see Note B) ≈0 V VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	()	()			(-)	(4)	(5)		
CY74FCT2245ATPC	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	74FCT2245ATPC
CY74FCT2245ATPC.B	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	74FCT2245ATPC
CY74FCT2245ATPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FR245AT
CY74FCT2245ATPWR.B	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FR245AT
CY74FCT2245ATQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2245A
CY74FCT2245ATQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2245A
CY74FCT2245ATSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245A
CY74FCT2245ATSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245A
CY74FCT2245ATSOCT	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245A
CY74FCT2245ATSOCT.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245A
CY74FCT2245CTQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2245C
CY74FCT2245CTQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2245C
CY74FCT2245CTSOCT	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245C
CY74FCT2245CTSOCT.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245C
CY74FCT2245TQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2245
CY74FCT2245TQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2245
CY74FCT2245TSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245
CY74FCT2245TSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245
CY74FCT2245TSOCT	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245
CY74FCT2245TSOCT.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2245

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



www.ti.com

PACKAGE OPTION ADDENDUM

29-May-2025

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT2245ATPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
CY74FCT2245ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2245ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT2245CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2245CTSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT2245TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2245TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



		·					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT2245ATPWR	TSSOP	PW	20	2000	353.0	353.0	32.0
CY74FCT2245ATQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT2245ATSOCT	SOIC	DW	20	2000	356.0	356.0	45.0
CY74FCT2245CTQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT2245CTSOCT	SOIC	DW	20	2000	356.0	356.0	45.0
CY74FCT2245TQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT2245TSOCT	SOIC	DW	20	2000	356.0	356.0	45.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CY74FCT2245ATPC	N	PDIP	20	20	506	13.97	11230	4.32
CY74FCT2245ATPC.B	N	PDIP	20	20	506	13.97	11230	4.32
CY74FCT2245ATSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2245ATSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2245TSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2245TSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated