

CSD95472Q5MC 同步降压 NexFET™智能功率级

1 特性

- 60A 持续运行电流能力
- 1.2V/30A 下系统效率达 94.4%
- 30A 电流下功率损耗低至 2.3W
- 高频工作 (高达 1.25MHz)
- 支持强制连续传导模式 (FCCM) 的二极管仿真模式
- 温度补偿双向电流感测
- 模拟温度输出 (0°C 时 600mV)
- 故障监控
 - 高端短路、过流和过热保护
- 3.3V 和 5V 脉宽调制 (PWM) 信号兼容
- 三态 PWM 输入
- 集成型自举二极管
- 优化了击穿保护死区时间
- 高密度小外形尺寸无引线 (SON) 5mm x 6mm 封装
- 超低电感封装
- 系统优化的 PCB 封装
- DualCool™封装
- 符合 RoHS 标准 - 无铅引脚镀层
- 无卤素

2 应用

- 多相位同步降压转换器
 - 高频 应用
 - 高电流、低占空比 应用
- 负载点 (POL) 直流 - 直流转换器
- 内存和图形卡



3 说明

CSD95472Q5MC NexFET™智能功率级的设计针对高功率、高密度同步降压转换器中的使用进行了高度优化。这个产品集成了驱动器集成电路 (IC) 和功率金属氧化物半导体场效应晶体管 (MOSFET) 来完善功率级开关功能。这个组合在小型 5mm x 6mm 外形尺寸封装中产生出高电流、高效和高速切换功能。它还集成了准确电流感测和温度感测功能，以简化系统设计并提高准确度。此外，已对 PCB 封装进行了优化以帮助减少设计时间并简化总体系统设计的完成。

器件信息 (1)

器件	包装介质	数量	封装	运输
CSD95472Q5MC	13 英寸卷带	2500	SON 5 x 6mm DualCool 封装	卷带封装
CSD95472Q5MCT	7 英寸卷带	250		

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。




目录

<p>1 特性 1</p> <p>2 应用 1</p> <p>3 说明 1</p> <p>4 修订历史记录 2</p> <p>5 Pin Configuration and Functions 3</p> <p>6 Specifications 4</p> <p> 6.1 Absolute Maximum Ratings 4</p> <p> 6.2 ESD Ratings 4</p> <p> 6.3 Recommended Operating Conditions 4</p> <p> 6.4 Thermal Information 4</p>	<p>7 Application Schematic 5</p> <p>8 器件和文档支持 6</p> <p> 8.1 社区资源 6</p> <p> 8.2 商标 6</p> <p> 8.3 静电放电警告 6</p> <p> 8.4 Glossary 6</p> <p>9 机械、封装和可订购信息 7</p> <p> 9.1 机械制图 7</p> <p> 9.2 建议印刷电路板 (PCB) 焊盘图案 8</p> <p> 9.3 建议模板开口 8</p>
--	---

4 修订历史记录

日期	修订版本	注释
2 月 2016	*	最初发布。

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NUMBER	NAME	
1	IOUT	Output of current sensing amplifier. $V(IOUT) - V(REFIN)$ is proportional to the phase current.
2	REFIN	External reference voltage input for current sensing amplifier.
3	ENABLE	Enables device operation. If ENABLE = logic HIGH, turns on device. If ENABLE = logic LOW, the device is turned off and both MOSFET gates are actively pulled low. An internal 100 k Ω pull-down resistor will pull the ENABLE pin LOW if left floating.
4	P _{GND}	Power ground, connected directly to pin 13.
5	V _{DD}	Supply voltage to gate driver and internal circuitry.
6	V _{SW}	Phase node connecting the HS MOSFET source and LS MOSFET drain – pin connection to the output inductor.
7	V _{IN}	Input voltage pin. Connect input capacitors close to this pin.
8	BOOT_R	Return path for HS gate driver, connected to V _{SW} internally.
9	BOOT	Bootstrap capacitor connection. Connect a minimum of 0.1 μ F 16 V X7R ceramic capacitor from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.
10	FCCM	This pin enables the diode emulation function. When this pin is held LOW, diode emulation mode is enabled for sync FET. When FCCM is HIGH, the device is operated in forced continuous conduction mode. An internal 5 μ A current source will pull the FCCM pin to 3.3 V if left floating.
11	TAO/ FAULT	Temperature Analog Output. Reports a voltage proportional to the die temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown occurs. TAO should be bypassed to P _{GND} with a 1 nF 16 V X7R ceramic capacitor.
12	PWM	Pulse width modulated tri-state input from external controller. Logic LOW sets control FET gate low and sync FET gate high. Logic HIGH sets control FET gate high and sync FET gate low. Open or High Z sets both MOSFET gates low if greater than the tri-state shutdown hold-off time (t_{3HT}).
13	P _{GND}	Power ground.

6 Specifications

6.1 Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V_{IN} to P_{GND}	-0.3	20	V
V_{IN} to V_{SW}	-0.3	20	V
V_{IN} to V_{SW} (10 ns)		23	V
V_{SW} to P_{GND}	-0.3	20	V
V_{SW} to P_{GND} (10 ns)	-7	23	V
V_{DD} to P_{GND}	-0.3	7	V
ENABLE, PWM, FCCM, TAO, IOU _T , REFIN to P_{GND} ⁽²⁾	-0.3	$V_{DD} + 0.3\text{ V}$	V
BOOT to BOOT_R ⁽²⁾	-0.3	$V_{DD} + 0.3\text{ V}$	V
P_D Power dissipation		12	W
T_J Operating junction	-55	150	$^\circ\text{C}$
T_{stg} Storage temperature	-55	150	$^\circ\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Should not exceed 7 V.

6.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM)	± 2000
	Charged device model (CDM)	± 500
		V

6.3 Recommended Operating Conditions

 $T_A = 25^\circ$ (unless otherwise noted)

	MIN	MAX	UNIT
V_{DD} Gate drive voltage	4.5	5.5	V
V_{IN} Input supply voltage ⁽¹⁾		16	V
V_{OUT} Output voltage		5.5	V
I_{OUT} Continuous output current	$V_{IN} = 12\text{ V}$, $V_{DD} = 5\text{ V}$, $V_{OUT} = 1.2\text{ V}$, $f_{SW} = 500\text{ kHz}$, $L_{OUT} = 0.225\text{ }\mu\text{H}$ ⁽²⁾	60	A
I_{OUT-PK} Peak output current ⁽³⁾		90	A
f_{SW} Switching frequency	$C_{BST} = 0.1\text{ }\mu\text{F}$ (min)	1250	kHz
On time duty cycle	$f_{SW} = 1\text{ MHz}$	85%	
Minimum PWM on time	40		ns
Operating temperature	-40	125	$^\circ\text{C}$

- (1) Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.
- (2) Measurement made with six 10 μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins.
- (3) System conditions as defined in Note 1. Peak Output Current is applied for $t_p = 50\text{ }\mu\text{s}$.


6.4 Thermal Information

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC(top)}$	Junction-to-case (top of package) thermal resistance ⁽¹⁾			5	$^\circ\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance ⁽²⁾			1.5	

- (1) $R_{\theta JC(top)}$ is determined with the device mounted on a 1 inch² (6.45 cm²), 2-oz (0.071 mm thick) Cu pad on a 1.5 inches x 1.5 inches, 0.06-inch (1.52-mm) thick FR4 board.
- (2) $R_{\theta JB}$ value based on hottest board temperature within 1 mm of the package.

7 Application Schematic



8 器件和文档支持

8.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.2 商标

NexFET, DualCool, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

8.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

8.4 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

9 机械、封装和可订购信息


以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

9.1 机械制图




DIM	毫米			英寸		
	最小值	标称值	最大值	最小值	标称值	最大值
A	0.950	1.000	1.050	0.037	0.039	0.041
a1	0.000	0.000	0.050	0.000	0.000	0.002
b	0.200	0.250	0.320	0.008	0.010	0.013
b1	2.750 典型值			0.108 典型值		
b2	0.200	0.250	0.320	0.008	0.010	0.013
b3	0.250 典型值			0.010 典型值		
c1	0.150	0.200	0.250	0.006	0.008	0.010
c2	0.200	0.250	0.300	0.008	0.010	0.012
D2	5.300	5.400	5.500	0.209	0.213	0.217
d	0.200	0.250	0.300	0.008	0.010	0.012
d1	0.350	0.400	0.450	0.014	0.016	0.018
d2	1.900	2.000	2.100	0.075	0.079	0.083
E	5.900	6.000	6.100	0.232	0.236	0.240
E1	4.900	5.000	5.100	0.193	0.197	0.201
E2	3.200	3.300	3.400	0.126	0.130	0.134
e	0.500 典型值			0.020 典型值		
K	0.350 典型值			0.014 典型值		
L	0.400	0.500	0.600	0.016	0.020	0.024
L1	0.210	0.310	0.410	0.008	0.012	0.016
θ	0.00	—	—	0.00	—	—

9.2 建议印刷电路板 (PCB) 焊盘图案



1. 尺寸单位为 mm (英寸)。

9.3 建议模板开口



1. 尺寸单位为 mm (英寸)。

2. 模板厚度为 100 μ m。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD95472Q5MC	Active	Production	VSON-CLIP (DMC) 12	2500 LARGE T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 150	95472MC
CSD95472Q5MC.A	Active	Production	VSON-CLIP (DMC) 12	2500 LARGE T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 150	95472MC
CSD95472Q5MC.B	Active	Production	VSON-CLIP (DMC) 12	2500 LARGE T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 150	95472MC
CSD95472Q5MCT	Active	Production	VSON-CLIP (DMC) 12	250 SMALL T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 150	95472MC
CSD95472Q5MCT.A	Active	Production	VSON-CLIP (DMC) 12	250 SMALL T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 150	95472MC
CSD95472Q5MCT.B	Active	Production	VSON-CLIP (DMC) 12	250 SMALL T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 150	95472MC

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司